

# 200G QSFP-DD Active Electrical Loopback Module P/N: GQD-MPO201-LP8C (DSP Version)

# Features

- ✓ Hot-pluggable QSFP-DD form factor
- ✓ 8-channel electrical loopback module
- ✓ Supports 8x25.78125Gbps aggregate bit rate
- ✓ Low power consumption < 5W
- ✓ RoHS compliant (lead-free)
- ✓ Commercial case temperature range of 0°C to 70°C
- ✓ Single 3.3V power supply
- ✓ CMIS V4.0 compliant

# Applications

✓ 200GAUI-8 electrical interface

## Description

GIGALIGHT's GQD-MPO201-LP8C QSFP-DD active electrical loopback is used for testing 200G QSFP-DD transceiver ports in board level test. By substituting for a full-featured QSFP-DD transceiver, the electrical loopback provides a cost-effective low loss method for QSFP-DD port testing.

The GQD-MPO201-LP8C is packaged in a standard MSA housing compatible with all QSFP-DD ports. Transmit data from the host is electrically routed (internal to the loopback module) to the receive data outputs and back to the host. Since the loopback module does not contain laser diodes, photodiodes, laser driver or transimpedance amplifier chips, etc., it provides an economical way to exercise QSFP-DD ports during R&D validation, production testing and field testing.







Figure 1. Module Block Diagram

# Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply Voltage	$V_{cc}$	-0.3	3.6	V
Input Voltage	$V_{in}$	-0.3	V <sub>cc</sub> +0.3	V
Storage Temperature	Ts	-40	85	°C
Case Operating Temperature	T <sub>c</sub>	0	70	°C
Humidity (non-condensing)	Rh	5	95	%

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	$V_{cc}$	3.13	3.3	3.47	V
Operating Case Temperature	Tc	0		70	°C
Data Rate Per Lane	fd		25.78125		Gb/s
Humidity	Rh	5		85	%
Power Dissipation	P <sub>m</sub>			5	W

# **Electrical Specifications**

Parameter	Symbol	Min	Typical	Max	Unit
Differential Input Impedance	Zin	90	100	110	ohm
Differential Output Impedance	Z <sub>out</sub>	90	100	110	ohm
Differential Input Voltage Amplitude	$\Delta V_{in}$	300		1100	mVpp
Differential Output Voltage Amplitude	$\Delta V_{out}$	300		900	mVpp
Bit Error Rate	BER			E-12	



深圳市易飞扬通信技术有限公司 Shenzhen Gigalight Technology Co., Ltd.

www.gigalight.com			Optical Interco	nnection Desi	gn Innovator
Input Logic Level High	V <sub>IH</sub>	2.0		$V_{cc}$	V
Input Logic Level Low	VIL	0		0.8	V
Output Logic Level High	V <sub>OH</sub>	V <sub>cc</sub> -0.5		$V_{cc}$	V
Output Logic Level Low	V <sub>OL</sub>	0		0.4	V

## **Pin Description**

Pad	Logic	Symbol	Description	Plug	Notes
Laa	TOGTO	5 ymbor	Pesertherou	Secuence <sup>4</sup>	10000
1		CND	Cround	1 p	1
2	CMT - T	GND Ew2n	Bronamittar Inverted Data Input	20	1
2	CML-I	TX2n	Transmitter inverted Data input	3D 3D	
3	CMD-1	TX2p	Graund	3D 1D	1
4	01/7 T	GND Estat	Ground	18	1
5	CML-I	TX4n	Transmitter Inverted Data Input	3B	
6	CML-1	Tx4p	Transmitter Non-Inverted Data Input	3B	
7		GND	Ground	1B	1
8	LVTTL-I	ModSelL	Module Select	3B	
9	LVTTL-I	ResetL	Module Reset	3B	
10		VccRx	+3.3V Power Supply Receiver	2В	2
11	LVCMOS-	SCL	2-wire serial interface clock	3В	
	I/O				
12	LVCMOS-	SDA	2-wire serial interface data	3B	
	I/O				
13		GND	Ground	1B	1
14	CML-0	Rx3р	Receiver Non-Inverted Data Output	3B	
15	CML-0	Rx3n	Receiver Inverted Data Output	3в	
16		GND	Ground	1B	1
17	CML-0	Rx1p	Receiver Non-Inverted Data Output	3B	
18	CML-0	Rx1n	Receiver Inverted Data Output	3B	
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-0	Rx2n	Receiver Inverted Data Output	3B	
22	CML-0	Rx2p	Receiver Non-Inverted Data Output	3B	
23		GND	Ground	1B	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3B	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3B	
26		GND	Ground	1B	1
27	LVTTL-0	ModPrsL	Module Present	3B	
28	LVTTL-0	IntL	Interrupt	3B	
29		VccTx	+3.3V Power supply transmitter	2в	2
30		Vcc1	+3.3V Power supply	2в	2
31	LVTTL-I	InitMode	Initialization mode; In legacy OSFP	3B	
			applications, the InitMode pad is called		
			LPMODE		
32		GND	Ground	1B	1
33	CML-I	ТхЗр	Transmitter Non-Inverted Data Input	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35		GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B	_
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	
38		GND	Ground	1B	1
		0.12	oround		-

#### Table 1- Pad Function Definition



www.gigalight.com

Optical Interconnection Design Innovator

Pad	Logic	Symbol	Description	Plug Seguence <sup>4</sup>	Notes
39		GND	Ground	1A	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	3A	
11	CML-I	Тхбр	Transmitter Non-Inverted Data Input	3A	
42		GND	Ground	1A	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	3A	
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	3A	
4.5		GND	Ground	1A	1
46		Reserved	For future use	3A	3
47		VS1	Module Vendor Specific 1	3A	3
4.8		VccRx1	3.3V Power Supply	2.A	2
49		VS2	Module Vendor Specific 2	35	3
50		VS3	Module Vendor Specific 3	33	3
51		GND	Ground	17	1
51	CMT O	GND Bw7n	Bessiver Ner Inverted Data Output	23	1
52	CML-0	RX/p Dy7n	Receiver Non-Inverted Data Output	27	
53	CML-0	KX/II	Chaund	JA	1
54	CMT C	GND Dr.C.	Becoiver Ner Trucked Date Output	23	1
55	CML-0	KX5p	Receiver Non-Inverted Data Output	JA	
56	CML-O	Rx5n	Receiver Inverted Data Output	3A	-
57		GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-O	Rx6n	Receiver Inverted Data Output	3A	
60	CML-0	Rx6p	Receiver Non-Inverted Data Output	3A	
61		GND	Ground	1A	1
62	CML-0	Rx8n	Receiver Inverted Data Output	3A	
63	CML-O	Rx8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65		NC	No Connect	3A	3
66		Reserved	For future use	3A	3
67		VccTxl	3.3V Power Supply	2A	2
68		Vcc2	3.3V Power Supply	2A	2
69		Reserved	For Future Use	3A	3
70		GND	Ground	1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	
73		GND	Ground	1A	1
74	CML-T	Tx5p	Transmitter Non-Inverted Data Input	34	-
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	
76		GND	Ground	12	1
Note	1. 0550	DD uses of	mmon around (GND) for all signals and supr	ly (nower)	All ar
comm pote	on within ntial un on groun	n the QSFP- less otherw d plane.	DD module and all module voltages are ref vise noted. Connect these directly to the	erenced to t host board s	his ignal-
Note	2: VccR	x, VccRx1.	Vccl, Vcc2, VccTx and VccTx1 shall be app	lied concurr	ently.
Requ	irements	defined fo	or the host side of the Host Card Edge Con	nector are 1	isted.
in T	able 4.	VccRx, Vcc	Rx1, Vcc1, Vcc2, VccTx and VccTx1 may be	internally	
conn	ected wi	thin the mo	dule in any combination. The connector Vo	c pins are e	ach
rate	d for a	maximum cur	rent of 1000 mA.		
lote	3: All	Vendor Spec	ific, Reserved and No Connect pins may be	terminated	with 5
ohms	to grou	nd on the h	nost. Pad 65 (No Connect) shall be left u	inconnected w	ithin
the	module.	Vendor spe	cific and Reserved pads shall have an imm	edance to GN	D that
is a	reater t	han 10 kObr	is and less than 100 pF	caunce to on	2 511016
vote	A. Dive	Sequence a	merifies the mating sequence of the bost	connector an	d
note nodu Cont	4: Fidg le. The act sequ	sequence s sequence is ence A will	specifies the mating sequence of the host 3 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 fo 1 make, then break contact with additional	or pad locati . QSFP-DD pad	.ons) ls.
Seau	ence 1A.	1B will th	en occur simultaneously, followed by 2A.	2B, followed	by
A, 3	в.		,		-





Figure2. Electrical Pin-out Details

# ModSelL Pin

The ModSelL is an input signal that must be pulled to Vcc in the QSFP-DD module. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP-DD modules on a single 2-wire interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host.



In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any QSFP-DD modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

## **ResetL** Pin

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length (t\_Reset\_init) (See Table 13) initiates a complete module reset, returning all user module settings to their default state.

### InitMode Pin

InitMode is an input signal. The InitMode signal must be pulled up to Vcc in the QSFP-DD module. The InitMode signal allows the host to define whether the QSFP-DD module will initialize under host software control (InitMode asserted High) or module hardware control (InitMode deasserted Low). Under host software control, the module shall remain in Low Power Mode until software enables the transition to High Power Mode, as defined in Section 7.5. Under hardware control (InitMode de-asserted Low), the module may immediately transition to High Power Mode after the management interface is initialized. The host shall not change the state of this signal while the module is present. In legacy QSFP applications, this signal is named LPMode. See SFF-8679 for signal description.

## ModPrsL Pin

ModPrsL must be pulled up to Vcc Host on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.

### IntL Pin

IntL is an output signal. The IntL signal is an open collector output and must be pulled to Vcc Host on the host board. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read.



# **Power Supply Filtering**

The host board should use the power supply filtering shown in Figure 3.



Figure 3. Host Board Power Supply Filtering

# DIAGNOSTIC MONITORING INTERFACE

Digital diagnostics monitoring function is available on all GIGALIGHT QSFP DD products. A 2-wire serial interface provides user to contact with module.

This subsection defines the Memory Map for a CMIS Module used for serial ID, digital 3 monitoring and certain control functions. The interface is mandatory for all CMIS 4 devices. The interface has been designed largely after the QSFP memory map. The memory map has been changed in order to accommodate 8 electrical lanes and limit the required memory space. The single address approach is used as found in QSFP. Paging is used in order to enable time critical interactions between host and module.

The structure of the memory is shown in Figure 5. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure supports a flat 256-byte memory for passive copper cables and permits timely access to addresses in the lower page, e.g., Flags and Monitors. Less time critical entries, e.g., serial ID information and threshold settings, are available with the Page Select function. The structure also provides address expansion by adding additional upper pages as needed. Upper pages 00-02 all contain static, non-volatile



advertising registers. Upper page 01 provides revision codes and advertising registers that indicate the capabilities of the module. Upper page 02 provides thresholds for monitored functions. Upper page 03 provides a user read/write space. The lower page and upper page 00 are required for passive copper cables and are always implemented. In addition, upper pages 1, 2 and bank 0 pages 10h and 11h are required for active modules. See CMIS Document Table for details regarding the implementation of optional upper pages and the bank pages. Bank pages are provided to provide the ability to support modules with more than 8 lanes. Bank 0 provides lane-specific registers for the lower 8 lanes. Each additional bank provides support for an additional 8 lanes. Reserved bytes are for future use and shall not be used and shall be set to 0. Other organizations shall contact the managing organization or the editor of this document to request allocations of registers. The use of custom bytes is not restricted and may be vendor defined. The use of registers defined as custom may be subject to additional agreements between module users and vendors.



Figure 5. QSFP DD Memory Map



## **Mechanical Dimensions**



# Figure6. Mechanical Specifications

# **Regulatory Compliance**

GIGALIGHT GQD-MPO201-LP8C QSFP-DD loopback modules are certified per the following

standards:

Feature	Standard
Electrical Safety	EN 62368-1: 2014
Electrical Salety	UL 62368-1:2014
Environmental protection	Directive 2011/65/EU with amendment (EU) 2015/863
	EN55032: 2015
CE EMC	EN55035: 2017
	EN61000-3-2:2014
	EN61000-3-3:2013



www.gigalight.com

Optical Interconnection Design Innovator

FCC

FCC Part 15, Subpart B ANSI C63.4-2014

## References

- 1. QSFP-DD MSA Rev4.0
- 2. CMIS V4.0

# **AUTION:**

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

# Ordering information

Part Number	Product Description	
GQD-MPO201-LP8C	200G QSFP-DD Active Electrical Loopback	

## Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by GIGALIGHT before they become applicable to any particular order or contract. In accordance with the GIGALIGHT policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of GIGALIGHT or others. Further details are available from any GIGALIGHT sales representative.

E-mail: <u>sales@GIGALIGHT.com</u> Official Site: <u>www.GIGALIGHT.com</u>

## **Revision History**

Revision	Date	Description
VO	Otc-8-2022	Advance Release.