Optical Interconnection Design Innovator

# 200GBASE-LR4 QSFP56 Optical Transceiver Module GQS-SPO201-LR4CZ DSP Version

#### **Features**

- ✓ Hot-pluggable QSFP56 form factor
- ✓ Built-in 200G PAM4 DSP
- ✓ Supports 212.5Gb/s aggregate bit rates
- ✓ Supports 103.1Gb/s aggregate bit rates if required<sup>Note1</sup>
- ✓ Maximum power dissipation < 7.5W
  </p>
- ✓ RoHS2.0 compliant (lead-free)
- ✓ Commercial case temperature range of 0°C to 70°C
- ✓ Single 3.3V power supply
- ✓ Maximum link length of 10km on SMF
- ✓ Cooled 4 channels EA-DFB TOSA
- √ 4 channels PIN ROSA
- √ 200GAUI-4 electrical interface
- ✓ Compliant with CMIS V4.0 Note1
- ✓ I2C management interface
- ✓ Built-in digital diagnostic functionality

#### **Applications**

- ✓ IEEE 802.3bs 200GBASE-LR4 Ethernet (PAM4)
- √ 5G Back-haul
- ✓ Data center

#### **Description**

Gigalight's GQS-SPO201-LR4CZ 200GE QSFP56 Optical Transceiver modules are designed for use in 200 Gigabit Ethernet links over SMF28 single-mode fiber. They are compliant with the QSFP MSA and with IEEE 802.3bs 200GBASE-LR4 specification. Digital diagnostics functions are available via the I2C interface as specified by ACMIS4.0. The transceiver is RoHS 2.0 compliant and lead-free per Directive 2011/65/EU.

#### Note:

Note1: Contact Gigalight for SFF-8636 compliant version.



17-Apr-21 Rev.V3

1




Figure 1. Module Block Diagram

# **Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>cc</sub>	-0.3	3.6	V
Input Voltage	V <sub>in</sub>	-0.3	V <sub>cc</sub> +0.3	V
Storage Temperature	Ts	-20	85	$^{\circ}$
Case Operating Temperature	T <sub>c</sub>	0	70	$^{\circ}$ C
Humidity (non-condensing)	Rh	5	95	%

# **Recommended Operating Conditions**

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	$V_{cc}$	3.13	3.3	3.47	V
Operating Case Temperature	Тс	0		70	$^{\circ}$ C
Baud Rate per Lane (PAM4)	fd		26.5625		GBaud/s
Humidity	Rh	5		85	%
Power Dissipation	P <sub>m</sub>		6.8	7.5	W



**Electrical Specifications** 

Parameter	Symbol	Min	Typical	Max	Unit
Differential Input Impedance	Z <sub>in</sub>	90	100	110	ohm
Differential Output Impedance	Z <sub>out</sub>	90	100	110	ohm
Differential Input Voltage Amplitude	$\Delta V_{in}$	300		900	mVpp
Differential Output Voltage Amplitude	$\Delta V_{out}$	300		900	mVpp
Bit Error Rate	BER			2.4E-4	
Input Logic Level High	V <sub>IH</sub>	2.0		V <sub>cc</sub>	V
Input Logic Level Low	VIL	0		0.8	V
Output Logic Level High	V <sub>OH</sub>	V <sub>cc</sub> -0.5		V <sub>cc</sub>	V
Output Logic Level Low	V <sub>OL</sub>	0		0.4	V

**Optical Characteristics** 

Parameter	Symbol	Min	Typical	Max	Unit
Trai	nsmitter				
Center Wavelength	L1	1294.53	1295.56	1296.59	nm
Center Wavelength	L2	1299.02	1300.05	1301.09	nm
Center Wavelength	L3	1303.54	1304.58	1305.63	nm
Center Wavelength	L4	1308.09	1309.14	1310.19	nm
SMSR	SMSR	30			nm
Average Launch Power (each lane)	Pout	-3.4		5.3	dBm
Average Launch Power (total)	P <sub>tatal</sub>			11.3	dBm
Outer Optical Modulation Amplitude (each lane)	OMA <sub>out</sub>	-0.4		5.1	dBm
Launch power in OMA <sub>outer</sub> minus TDECQ	P <sub>tdecq</sub>	-1.8			dBm



Optical Interconnection Design Innovator

Parameter	Symbol	Min	Typical	Max	Unit
Transmitter and dispersion eye closure (each lane)	TDECQ			3.4	dB
Average launch power of off transmitter(each lane)	P <sub>off</sub>			-30	dBm
Outer Extinction Ratio	ER	3.5			dB
Optical Return Loss Tolerance	ORLT			15.1	dB
Re	ceiver				
Center Wavelength	L1	1294.53	1295.56	1296.59	nm
Center Wavelength	L2	1299.02	1300.05	1301.09	nm
Center Wavelength	L3	1303.54	1304.58	1305.63	nm
Center Wavelength	L4	1308.09	1309.14	1310.19	nm
Damage threshold	Rdam	6.3			dBm
Average Receive Power (each lane) Input (each lane)	Pin	-9.7		5.3	dBm
Receiver Power (OMA <sub>outer</sub> ) (each lane)	OMA <sub>out</sub>			5.1	dBm
Receiver reflectance	Pref			-26	dB
Stressed Receiver Sensitivity (OMA <sub>outer</sub> ) (each lane)	Sens			-5.2	dBm
Receiver Sensitivity (OMA <sub>outer</sub> ) (each lane) Note2	Sen			-7.7	dBm

#### Note:

Note2. Measured with conformance test signal at TP3 for the BER specified in IEEE 802.3bs.



**Pin Description** 

Pin	Logic	Symbol	Name/Description
1		GND	Module Ground <sup>Note3</sup>
2	CML-I	Tx2-	Transmitter inverted data input
3	CML-I	Tx2+	Transmitter non-inverted data input
4		GND	Module Ground Note3
5	CML-I	Tx4-	Transmitter inverted data input
6	CML-I	Tx4+	Transmitter non-inverted data input
7		GND	Module Ground <sup>Note3</sup>
8	LVTTL-I	MODSEIL	Module Select <sup>Note4</sup>
9	LVTTL-I	ResetL	Module Reset <sup>Note4</sup>
10		VCCRx	+3.3V Receiver Power Supply
11	LVCMOS-I	SCL	2-wire Serial interface clock <sup>Note4</sup>
12	LVCMOS-I/O	SDA	2-wire Serial interface data <sup>Note4</sup>
13		GND	Module Ground <sup>Note3</sup>
14	CML-O	RX3+	Receiver non-inverted data output
15	CML-O	RX3-	Receiver inverted data output
16		GND	Module Ground <sup>Note3</sup>
17	CML-O	RX1+	Receiver non-inverted data output
18	CML-O	RX1-	Receiver inverted data output
19		GND	Module Ground <sup>Note3</sup>
20		GND	Module Ground <sup>Note3</sup>
21	CML-O	RX2-	Receiver inverted data output



Optical Interconnection Design Innovator

Pin	Logic	Symbol	Name/Description
22	CML-O	RX2+	Receiver non-inverted data output
23		GND	Module Ground <sup>Note3</sup>
24	CML-O	RX4-	Receiver inverted data output
25	CML-O	RX4+	Receiver non-inverted data output
26		GND	Module Ground <sup>Note3</sup>
27	LVTTL-O	ModPrsL	Module Present, internal pulled down to GND
28	LVTTL-O	IntL	Interrupt output, should be pulled up on host board
29		VCCTx	+3.3V Transmitter Power Supply
30		VCC1	+3.3V Power Supply
31	LVTTL-I	LPMode	Low Power Mode <sup>Note4</sup>
32		GND	Module Ground <sup>Note3</sup>
33	CML-I	Tx3+	Transmitter non-inverted data input
34	CML-I	Tx3-	Transmitter inverted data input
35		GND	Module Ground <sup>Note3</sup>
36	CML-I	Tx1+	Transmitter non-inverted data input
37	CML-I	Tx1-	Transmitter inverted data input
38		GND	Module Ground <sup>Note3</sup>

#### Note:

Note3. Module circuit ground is isolated from module chassis ground within the module.

Note4. Open collector should be pulled up with 4.7K to 10K ohms on host board to a voltage between 3.15V and 3.6V.

Viewed from Bottom

Optical Interconnection Design Innovator



38 GND GND 37 TX1n TX2n 2 36 TX1p 3 TX2p 35 GND GND 4 34 TX3n TX4n 5 33 TX3p 6 TX4p 32 GND GND Card 31 LPMode ModSelL 8 30 Vcc1 9 ResetL 29 VccTx VccRx 10 Edge 28 IntL SCL 11 27 26 ModPrsL SDA 12 GND GND 13 25 RX4p 14 RX3p 24 RX4n 15 RX3n 23 GND GND 16 22 RX2p RX1p 17 21 RX2n 18 RX1n GND GND 19 Top Side Bottom Side

Figure 2. Electrical Pin-out Details

Viewed from Top

#### ModSelL Pin

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP modules on a single 2-wire interface bus. When the ModSelL is "High", the module will not respond to any 2-wire interface communication from the host. ModSelL has an internal pull-up in the module.

#### ResetL Pin

Reset. LPMode Reset has an internal pull-up in the module. A low level on the ResetL pin for longer than the minimum pulse length (t Reset init) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t\_init) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data Not Ready bit negated. Note that on power up (including hot insertion) the module will post this completion of reset interrupt without requiring a reset.

#### LPMode Pin

Gigalight QSFP28 modules operate in the low power mode (less than 1.5 W power consumption). This pin active high will decrease power consumption to less than 1W.

#### ModPrsL Pin

Optical Interconnection Design Innovator

ModPrsL is pulled up to Vcc on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.

#### IntL Pin

IntL is an output pin. When "Low", it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt by using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled up to Vcc on the host board.

#### **Power Supply Filtering**

The host board should use the power supply filtering shown in Figure 3.




Figure 3. Host Board Power Supply Filtering

#### DIAGNOSTIC MONITORING INTERFACE

Digital diagnostics functions are available via the I2C interface as specified by CMIS V4.0. The CMIS management memory is shown in Figure 4.

Due to eight-bit addresses, the management memory is divided in **Lower Memory** (addresses 00h through 7Fh) and **Upper Memory** (addresses 80h ~ FFh).

The addressing structure of the additional internal management memory is shown in Figure 5. The management memory is arranged as a unique and always host accessible address space of 128 bytes (Lower

Memory) and as multiple upper address subspaces of 128 bytes each (**Pages**), only one of which is selected as host visible in Upper Memory. A second level of Page selection is possible for Pages for which several instances exist (e.g. where a **bank** of pages with the same Page number exists).

This structure supports a flat 256 byte memory for passive copper modules and permits timely access to addresses in the Lower Memory( e.g. Flags and Monitors). Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function in the Lower Page.




Figure 4. CMIS Bank Page Memory Map

The CMIS memory structure also provides address expansion by adding additional upper pages as needed. Upper pages 00-02 all contain static, non-volatile advertising registers. Upper page 01 provides revision codes and advertising registers that indicate the capabilities of the module. Upper page 02 provides thresholds for monitored functions. Upper page 03 provides a user read/write space.

The lower page, upper pages 00h-03h and bank 0 page 10h-11h are supported in our module.

Diagnostic

Advertising

and

control

15h-1Dh

Reserved

1Eh-1Fh

Custom

www.gigalight.com Optical Interconnection Design Innovator **Bank Page Bank Control** 10h Bank Flags 11h WDM 12h 13h-14h Diagnostic Reserved 15-1Dh Custom 1E-1Fh **Pages** Pages Page 10h Page 11h Page 12h Page 14h Page 13h

Figure 5. Additional Supported Bank Page Memory Map

Diagnostic

Status and

counters

#### The Lower Memory - Page 00h

Channel

control

and

masks

Channel

state,

flags and

monitors

Laser

Tuning,

status

and flags

80h

FFh

The Lower Memory consists of the lower 128 bytes of the 256 byte two-wire serial bus addressable space. The Lower Page is used to access a variety of module level measurements, diagnostic functions and control functions, as well as to select which of the various Upper Pages in the structured memory map are accessed by byte addresses greater or equal than 128.

Address	Size	Subject Area	Description
0–3	4	ID and Status Area	Module ID from SFF-8024 list, version number, Type and status
			Flat mem indication, CLEI present indicator, Maximum TWI speed, Current state of Module, Current state of the Interrupt signal
4-7	4	Lane Flag Summary	Flag summary of all lane flags on pages 10h-1Fh
8-13	6	Module-Level Flags	All flags that are not lane or data path specific
14-25	12	Module-Level Monitors	Monitors that are not lane or data path specific
26-30	5	Module Global Controls	Controls applicable to the module as a whole
31-36	6	Module-Level Flag Masks	Masking bits for the Module-Level flags
37-38	2	CDB Status Area	Status of most recent CDB command
39-40	2	Module Firmware Version	Module Firmware Version.
41-63	23	Reserved Area	Reserved for future standardization
64-82	19	Custom Area	Vendor or module type specific use
83-84	2	Inactive Firmware Version	Version Number of Inactive Firmware. Values of 00h indicates module supports only a single image.
85-117	33	Application Advertising	Combinations of host and media interfaces that are supported by module data path(s)
118-125	8	Password Entry and Change	
126	1	Bank Select Byte	Bank address of currently visible Page
127	1	Page Select Byte	Page address of currently visible Page

Figure 6. The Lower Memory Overview



### The Upper Memory - Page 00h

Upper page 00h contains static read-only module identification information.

Address	Size (bytes)	Name	Description
128	1	Identifier	Identifier Type of module
129-144	16	Vendor name	Vendor name (ASCII)
145-147	3	Vendor OUI	Vendor IEEE company ID
148-163	16	Vendor PN	Part number provided by vendor (ASCII)
164-165	2	Vendor rev	Revision level for part number provided by vendor (ASCII)
166-181	16	Vendor SN	Vendor Serial Number (ASCII)
182-189	8	Date Code	
190-199	10	CLEI code	Common Language Equipment Identification code
200-201	2	Module power characteristics	
202	1	Cable assembly length	
203	1	Media Connector Type	
204-209	6	Copper Cable Attenuation	
210-211	2	Cable Assembly Lane Information	
212	1	Media Interface Technology	
213-220	8	Reserved	
221	1	Custom	
222	1	Checksum	Includes bytes 128-221
223-255	33	Custom Info NV	New dr water

Figure 7. Page 00h Memory Overview

#### The Upper Memory – Page 01h (Advertising)

Upper page 01h contains advertising fields that define properties that are unique to active modules and cable assemblies.

Byte	Size (bytes)	Name	Description
128-131	4	Module Firmware and Hardware revisions	
132-137	6	Supported link length	Supported lengths of various fiber media
138-139	2	Nominal Wavelength	S CONTRACTOR OF THE STATE OF TH
140-141	2	Wavelength Tolerance	
142-144	3	Implemented Memory Pages and Durations advertising	
145-154	10	Module Characteristics advertising	
155-156	2	Implemented Controls advertising	
157-158	2	Implemented Flags advertising	
159-160	2	Implemented Monitors advertising	
161-162	2	Implemented Signal Integrity Controls advertising	
163-166	4	CDB support advertising	
167-168	2	Additional Durations advertising	
169-175	7	Reserved	
176-190	15	Module Media Lane advertising	
191-222	32	Custom	
223-250	28	Extended Module Host-Media Interface Advertising options	
251-254	4	Reserved	
255	1	Checksum	Checksum of bytes 130-254 <sup>1</sup>

Figure 8. Page 01h Memory Overview

www.gigalight.com

#### The Upper Memory – Page 02h (Module and Lane Thresholds)

Upper Page 02h contains the module-defined thresholds for module-level and lane-specific monitors. The presence of Page 02h is advertised in bit 7 in Page 00h byte 2.

Byte	Size (bytes)	Name	Description
128-175	48	Module-level monitor thresholds	
176-199	24	Lane-specific monitor thresholds	
200-229	30	Reserved	
230-254	25	Custom	
255	1	Checksum	Covers bytes 128-254

Figure 9. Page 02h Memory Overview

#### The Upper Memory – Page 10h (Lane and Data Path Control)

The upper memory map page 10h is a banked page that contains lane dynamic control bytes. The presence of Page 10h is advertised in bit 7 in Page 00h byte 2.

Byte	Size (bytes)	Name	Description
128	1	DataPathDeinit	Data Pathcontrol bits for each lane, controls Data Path State machine
129-142	14	Lane-Specific Control	Fields to control lane attributes independent of the Data Path State machine or control sets
143-177	35	Staged Control Set 0	Fields to configure the selected Application Code and signal integrity settings
178-212	35	Staged Control Set 1	Fields to configure the selected Application Code and signal integrity settings
213-231	19	Lane-Specific Flag Masks	
232-239	8	Reserved	
240-255	16	Custom	

Figure 10. Page 02h Memory Overview

#### The Upper Memory – Page 11h (Lane Status)

The upper memory map page 11h is a banked page that contains lane dynamic status bytes. The presence of Page 11h is conditional on the state of bit 7 in Page 00h byte 2. All fields on Page 11h are read-only.

Byte	Size (bytes)	Name	Description
128-131	4	Data Path State indicators	
132-133	2	Reserved	
134-152	19	Lane-specific flags	
153	1	Reserved	
154-201	48	Lane-specific monitors	
202-205	4	Configuration Error Codes	Indicates validity of select Application codes
206-234	29	Active Control Set	
235-239	5	Reserved	
240-255	16	Host Electrical to Module Media Lane Mapping	Indicates the mapping of Host Electrical lanes to Module Media lanes

Figure 11. Page 11h Memory Overview

#### **Mechanical Dimensions**




Figure 12. Mechanical Specifications

## **Regulatory Compliance**

Gigalight GQS-SPO201-LR4CZ QSFP56 transceiver are Class 1 Laser Products. They are compliant with the following standards:

Feature	Standard
Laser Safety	IEC 60825-1:2014 (3rd Edition) IEC 60825-2:2004/AMD2:2010 EN 60825-1-2014 EN 60825-2:2004+A1+A2
Electrical Safety	EN 62368-1: 2014 IEC 62368-1:2014 UL 62368-1:2014
Environmental protection	Directive 2011/65/EU with amendment(EU)2015/863
CE EMC	EN55032: 2015 EN55035: 2017 EN61000-3-2:2014 EN61000-3-3:2013
FCC	FCC Part 15, Subpart B ANSI C63.4-2014



Optical Interconnection Design Innovator

Complies with FDA performance standards for laser products except for deviations pursuant to Laser Notice No. 50, dated June 24, 2007.

#### References

- 1. QSFP MSA
- 2. ACMIS4.0
- 3. SFF-8636
- 4. IEEE 802.3bs 200GBASE-LR4 specification
- 5. Directive 2011/65/EU of the European Parliament and of the Council, "on the restriction of the use of certain hazardous substances in electrical and electronic equipment," July 1, 2011.

# **ACAUTION:**

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

#### **Ordering Information**

Part Number	Product Description
GQS-SPO201-LR4CZ	QSFP56, 200GBASE-LR4 Transceiver, 10km over SMF, PAM4 DSP inside.

#### **Important Notice**

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by Gigalight before they become applicable to any particular order or contract. In accordance with the Gigalight policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of Gigalight or others. Further details are available from any Gigalight sales representative.

E-mail: <a href="mailto:sales@gigalight.com">sales@gigalight.com</a>
Official Site: <a href="mailto:www.gigalight.com">www.gigalight.com</a>



Optical Interconnection Design Innovator

# **Revision History**

Revision	Date	Description
V0	Aug-26-2019	Initial Release.
V1	Sep-26-2019	Update E-O specification.
V2	Nov-18-2019	Update mechanical specification.
V3	Apr-17-2021	Modify Regulatory Compliance.