

Optical Interconnection Design Innovator

SFP28 1310nm 32G FC 10Km GSS-SPO280-LRCA

Features

- ✓ Hot-pluggable SFP28 form factor
- ✓ Supports 25.78Gb/s aggregate bit rate
- ✓ Supports 28.05Gb/s aggregate bit rate
- ✓ Transmitter: uncooled 25Gb/s 1310nm DML TOSA
- ✓ Receiver: 25Gb/s PIN ROSA
- Internal CDR circuits on both receiver and transmitter channels
- ✓ 1.8W maximum power dissipation
- ✓ Maximum link length of 10Km over SMF
- ✓ Duplex LC receptacle
- ✓ Operating case temperature range: 0 to 70°C
- ✓ Single 3.3V power supply
- ✓ RoHS compliant (2011/65/EU, lead free) *✓*

Applications

- ✓ CPRI Option 10
- ✓ 25G Ethernet
- ✓ 32G FC

Description

This product is a 32G FC SFP28 transceiver designed for optical communication compliant with 25GE and 32G FC standard. Its high performance uncooled DML transmitter and high sensitivity PIN receiver provide superior performance for 25GE and 32G FC application up to 10km (with FEC) Links.

The product is designed with SFP28 form factor, which is the optical/electrical connection according to the SFP+ Multi-Source Agreement (MSA).





Optical Interconnection Design Innovator




Figure 1. Module Block Diagram

The SFP28 is an Enhanced Small Form Factor Pluggable SFP+ transceiver, and can be contacted through I²C system.

Absolute Maximum Ratings

Parameter	Symbol	Min	Мах	Unit
Supply Voltage	V _{cc}	-0.3	3.6	V
Input Voltage	V _{in}	-0.3	V _{cc} +0.3	V
Storage Temperature	Ts	-40	85	°C
Case Operating Temperature	Tc	0	70	°C
Humidity (non-condensing)	Rh	0	85	%



www.gigalight.com

Optical Interconnection Design Innovator

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Мах	Unit
Supply Voltage	V _{cc}	3.13	3.3	3.47	V
Operating Case Temperature	Tc	0		70	°C
Data Rate Per Lane	fd		25.78/28.05		Gb/s
Humidity	Rh	0		85	%
Power Dissipation	Pm			1.8	W
Fiber Bend Radius	Rb	3			cm

Electrical Specifications

Parameter	Symbol	Min	Typical	Мах	Unit
Differential Input Impedance	Zin	90	100	110	ohm
Differential Output Impedance	Z _{out}	90	100	110	ohm
Differential Input Voltage Amplitude ¹	ΔV _{in}	300		1100	mVp-p
Differential Output Voltage Amplitude ²	ΔV _{out}	500		800	mVp-p
Skew	Sw			300	ps
Input Logic Level High	Vih	2.0		V _{cc}	V
Input Logic Level Low	VIL	0		0.8	V
Output Logic Level High	V _{OH}	V _{cc} -0.5		V _{cc}	V
Output Logic Level Low	V _{OL}	0		0.4	V

Note:

1. Differential input voltage amplitude is measured between TxnP and TxnN.

2. Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics

Parameter	Symbol	Min	Typical	Мах	Unit		
Transmitter							
Data rate	BR		28.05	-	Gbps		
Optical Wavelength	λς	1295	1310	1325	nm		
Side-Mode Suppression Ratio	SMSR	30			dB		



www.gigalight.com

Optical Interconnection Design Innovator

Δλ20	-	-	1	nm
Pout	-5		2	dBm
OMA	-2			dBm
ER	4			dB
Poff			-30	dB
			-130	dB/HZ
eceiver				
BR		28.05	-	Gbps
λ _c	1295	1310	1325	nm
Pavg			2	dBm
RSoma			-11.4	dBm
R _R			-26	dB
LOSA	-30			dBm
LOSD			-14	dBm
LOSH	0.5			dB
	Pout OMA ER Poff eceiver BR λc Pavg RSoma RSoma RR LOS _A LOS _D	Pout -5 OMA -2 ER 4 Poff	Pout -5 OMA -2 ER 4 Poff	Pout 5 2 OMA -2 ER 4 Poff -30 Poff -30 eceiver -130 BR 28.05 - λc 1295 1310 1325 Pavg 2 2 RSoma -11.4 -11.4 RR -30 - LOS _A -30 -14

Note:

1. Hit Ratio = 1×10⁻⁶. Unstressed receiver OMA sensitivity.

CDR Rate Select control

The soft RS(0) select bit(A2h byte 110 bit3) and soft RS(1) select bit(A2h byte118 bit3) are CDR control bits that allow for the CDR Rate Select using the 2-wire interface. These bits and the corresponding rate select pins RS0 and RS1 are connected through a logical OR function so that the CDR is controlled when either the bit is "1" or the pin is "high".

TABLE 10-2 RETIMER/CDR RATE SELECT LOGIC TABLE

When byte 13d of A0h is set to 0Eh and bit 64.3 of A0h is set to 1						
Logic OR of RS0 pin and RS0 bit	Logic OR of RS1 pin and RS1 bit	Receiver retimer/CDR	Transmitter retimer/CDR			
Low/0	Low/0	Lock at low bit rate	Lock at low bit rate			
Low/0	High/1	Lock at high bit rate	Bypass			
High/1	Low/0	Bypass	Bypass			
High/1	High/1	Lock at high bit rate	Lock at high bit rate			

Note: Low and high bit rates are defined in byte 13d of A0h.




www.gigalight.com
Pin Description

Optical Interconnection Design Innovator


Pin	Logic	Symbol	Name/Description	Note
1		VeeT	Module Transmitter Ground	1
2	LVTTL-O	TX_Fault	Module Transmitter Fault	2
3	LVTTL-I	TX_Dis	Transmitter Disable; Turns off transmitter laser output	
4	LVTTL-I/O	SDA	2-Wire Serial Interface Data Line	2
5	LVTTL-I	SCL	2-Wire Serial Interface Clock	2
6		MOD_ABS	Module Definition, Grounded in the module	
7	LVTTL-I	RS0	Receiver Rate Select	
8	LVTTL-O	RX_LOS	Receiver Loss of Signal Indication Active LOW	
9	LVTTL-I	RS1	Transmitter Rate Select (not used)	
10		VeeR	Module Receiver Ground	1
11		VeeR	Module Receiver Ground	1
12	CML-O	RD-	Receiver Inverted Data Output	
13	CML-O	RD+	Receiver Data Output	
14		VeeR	Module Receiver Ground	1
15		VccR	Module Receiver 3.3 V Supply	
16		VccT	Module Receiver 3.3 V Supply	
17		VeeT	Module Transmitter Ground	1
18	CML-I	TD+	Transmitter Non-Inverted Data Input	
19	CML-I	TD-	Transmitter Inverted Data Input	
20		VeeT	Module Transmitter Ground	1

Note:

- 1. Module ground pins GND are isolated from the module case.
- 2. Shall be pulled up with 4.7K-10Kohms to a voltage between 3.15V and 3.45V on the host board.



20



VEET

TX_FAULT Pin

Tx_Fault is a module output that when high, indicates that the module transmitter has detected a fault condition related to laser operation or safety. The Tx_Fault output is an open drain/collector and shall be pulled up to the Vcc_Host in the host with a resistor in the range 4.7 k Ω to 10 k Ω .

TX_DISABLE Pin

When Tx_Disable is asserted high or left open, the SFP+ module transmitter output shall be turned off unless the module is a passive cable assembly. This contact shall be pulled up to VccT with a 4.7 k Ω to 10 k Ω resistor in modules and cable assemblies.Tx Disable is a module input contact.

RS0/RS1 Pin

RS0 and RS1 are module inputs and are pulled low to VeeT with > 30 k Ω resistors in the module. RS0 optionally selects the optical receive signaling rate coverage. RS1 optionally selects the optical transmit signaling rate coverage.

MOD_ABS Pin


Mod_ABS is connected to VeeT or VeeR in the SFP+ module. The host may pull this contact up to Vcc_Host with a resistor in the range 4.7 k Ω to10 k Ω .Mod_ABS is asserted "High" when the SFP+ module is physically absent from a host slot. In the SFP MSA (INF-8074i) this contact has the same function but is called MOD_DEF0.


RX_LOS Pin



Rx_LOS when high indicates an optical signal level below that specified in the relevant standard. Rx_LOS is an open drain/collector output, but may also be used as an input by supervisory circuitry in the module. For a nominally 3.3 V Vcc_Host using a resistive pull up to Vcc_Host the resistor value shall be in the range 4.7 k Ω to 10 k Ω . For a nominally 2.5 V Vcc_Host using a resistive pull up to Vcc_Host the resistor value shall be in the range 4.7 k Ω to range 4.7 k Ω to 7.2 k Ω .

Recommended Interface Circuit









Memory Organization

The transceivers provide serial ID memory contents and diagnostic information about the present operating conditions by the 2-wire serial interface (SCL, SDA).

The memory map specific data field defines as following.




Figure 4. SFP28 Memory Map



www.gigalight.com

Optical Interconnection Design Innovator

Timing and Electrical

Parameter	Symbol	Min.	Max.	Unit	Conditions
Tx_Disable assert time	t_off		100	μs	Rising edge of Tx_Disable to fall of output signal below 10% of nominal
Tx_Disable negate time	t_on		2	ms	Falling edge of Tx_Disable to rise of output signal above 90% of nominal. This only applies in normal operation, not during start up or fault recovery.
Time to initialize 2-wire interface	t_2w_start_up		300	ms	From power on or hot plug after the supply meet- ing <u>Table 8</u> .
Time to initialize	t_start_up		300	ms	From power supplies meeting <u>Table 8</u> or hot plug or Tx disable negated during power up, or Tx_Fault recovery, until non-cooled power level I part (or non-cooled power level II part already enabled at power level II for Tx_Fault recovery) is fully operational.
Time to initialize cooled module and time to power up a cooled module to Power Level II	t_start_up_cooled		90	5	From power supplies meeting <u>Table 8</u> or hot plug, or Tx disable negated during power up or Tx_Fault recovery, until cooled power level I part (or cooled power level II part during fault recovery) is fully operational. Also, from stop bit low-to-high SDA transition enabling Power Level II until cooled module is fully operational
Time to Power Up to Level II	t_power_level2		300	ms	From stop bit low-to-high SDA transition enabling power level II until non-cooled module is fully operational
Time to Power Down from Level II	t_power_down		300	ms	From stop bit low-to-high SDA transition dis- abling power level II until module is within power level I requirements
Tx_Fault assert	Tx_Fault_on		1	ms	From occurrence of fault to assertion of Tx_Fault
Tx_Fault assert for cooled module	Tx_Fault_on_cooled		50	ms	From occurrence of fault to assertion of Tx_Fault
Tx_Fault Reset	t_reset	10		μs	Time Tx_Disable must be held high to reset Tx_Fault
RS0, RS1 rate select timing for FC	t_RS0_FC, t_RS1_FC		500	μs	From assertion till stable output
RS0, RS1 rate select timing non FC	t_RS0, t_RS1		24	ms	From assertion till stable output
Rx_LOS assert delay	t_los_on		100	μs	From occurrence of loss of signal to assertion of Rx_LOS
Rx_LOS negate delay	t_los_off		100	μs	From occurrence of presence of signal to negation of Rx_LOS



Mechanical Dimensions

Optical Interconnection Design Innovator




Figure 5. Mechanical Specifications

Regulatory Compliance

Gigalight GSS-SPO280-LRCA transceivers are Class 1 Laser Products. They meet the requirements of the following standards:

Feature	Standard
Laser Safety	IEC 60825-1:2014 (3 rd Edition) IEC 60825-2:2004/AMD2:2010 EN 60825-1-2014 EN 60825-2:2004+A1+A2
Electrical Safety	EN 62368-1: 2014 IEC 62368-1:2014 UL 62368-1:2014
Environmental protection	Directive 2011/65/EU with amendment(EU)2015/863
CE EMC	EN55032: 2015 EN55035: 2017 EN61000-3-2:2014 EN61000-3-3:2013
FCC	FCC Part 15, Subpart B; ANSI C63.4-2014



Optical Interconnection Design Innovator

References

1.SFP28 MSA

2.Ethernet IEEE802.3cc

www.gigalight.com

3. FC-PI-6

4.Directive 2011/65/EU of the European Parliament and of the Council, "on the restriction of the use of certain hazardous substances in electrical and electronic equipment," July 1, 2011.

ACAUTION:

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Ordering Information

Part Number	Product Description
GSS-SPO280-LRCA	CPRI Option 10, 25GE, 32G FC, SFP28 LR,10km, 0℃ ~ +70℃

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by Gigalight before they become applicable to any particular order or contract. In accordance with the Gigalight policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of Gigalight or others. Further details are available from any Gigalight sales representative.

E-mail: sales@gigalight.com

Official Site: www.gigalight.com

Revision History

Revision	Date	Description
V0	Sep-14-2021	Advance Release.