

Optical Interconnection Design Innovator

800GbE to 2x400GbE (OSFP to QSFP112) Direct Attach Cable P/N: GOS-2QP801-XXC

Features

- ✓ Hot-plug OSFP CTHS and QSFP112 form factor
- ✓ Support 8x 50/100Gb/s PAM4 modulation
- ✓ Commercial case temperature range of 0°C to 70°C
- √ 26 AWG ~30 AWG support up to 2m length above
- ✓ Contain EEPROM & programmable to customized

Applications

- ✓ Data storage and communication industry
- ✓ Switch / Router / HBA/NIC
- ✓ Enterprise network
- ✓ Data Center Network
- ✓ Infiniband


STANDARDS COMPLIANCE

- ✓ IEEE P802.3ck D3.0
- ✓ OSFP MSA HW Rev 4.1
- ✓ QSFP112 MSA HW Rev 6.01
- ✓ RoHS

Description

Gigalight's GOS-2QP801-xxC cable assembly splitter is effective alternative to fiber optics. The cable connects data signals from each of the 16 pairs on the single OSFP end to the dual QSFP112 ends, each pair operates at data rates of up to 100Gb/s, each OSFP/QSFP112 port can be addressed by EEPROM to provide product information, which can be read or write by I2C interface.

Gigalight's GOS-2QP801-xxC cable assembly splitter is compliant with the OSFP-MSA and IEEE 802.3ck, it's a high performance, lowest-cost &latency &power consumption I/O solutions for LAN, HPC and SAN. The high speed cable assemblies meet and exceed 800 Gigabit Ethernet, InfiniBand EDR /HDR/NDR and temperature requirements for performance and reliability.



06-Aug-24 Rev. 0 1

Optical Interconnection Design Innovator




Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Storage Temperature	Ts	-20	85	°C
Case Operating Temperature	Tc	0	70	°C
Humidity (non-condensing)	Rh	5	95	%

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Operating Case Temperature	T _c	0		70	°C
Baud Rate per Lane (PAM4)	fd		53.125		GBaud/s
Humidity	Rh	5		85	%

Mechanical Dimensions



06-Aug-24 Rev. 0 2




Optical Interconnection Design Innovator

OSFP Horizontal Direction				
CABLE GUAGE	DIAMETER"B"	MIN BEND RADIUS"C"	MIN BEND RADIUS"A"	
26AWG	11MM	55MM	65MM	


QSFP112 Vertical Direction			
CABLE GUAGE	DIAMETER"B1"	MIN BEND RADIUS"C1"	MIN BEND RADIUS"A1"
26AWG	8MM	40MM	50MM

OSFP Electrical pinout

Top Side (viewed from top)



Bottom Side (viewed from bottom)



06-Aug-24 Rev. 0 3

----- Module Card Edge

Optical Interconnection Design Innovator


OSFP Electrical pin list and description

Pin#	Symbol Description Logic		Direction	Plug Sequence	Notes	
1	GND	Ground			1	
2	TX2p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
3	TX2n	Transmitter Data Inverted	CML-I	Input from Host	3	
4	GND	Ground			1	
5	TX4p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
6	TX4n	Transmitter Data Inverted	CML-I	Input from Host	3	
7	GND	Ground			1	
8	ТХбр	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
9	TX6n	Transmitter Data Inverted	CML-I	Input from Host	3	
10	GND	Ground		_	1	
11	TX8p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
12	TX8n	Transmitter Data Inverted	CML-I	Input from Host	3	
13	GND	Ground			1	
14	SCL	2-wire Serial interface clock	LVCMOS-I/O	Bi-directional	3	Open-Drain with pull- up resistor on Host
15	VCC	+3.3V Power	+3.3V Power Pov		2	
16	VCC	+3.3V Power		Power from Host	2	
17	LPWn/PRSn	Low-Power Mode / Module Present	Multi-Level	Bi-directional	3	See pin description for required circuit
18	GND	Ground			1	
19	RX7n	Receiver Data Inverted	CML-O	Output to Host	3	
20	RX7p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
21	GND	Ground			1	
22	RX5n	Receiver Data Inverted	CML-O	Output to Host	3	
23	RX5p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
24	GND	Ground			1	
25	RX3n	Receiver Data Inverted	CML-O	Output to Host	3	
26	RX3p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
27	GND	Ground		-	1	
28	RX1n	Receiver Data Inverted	CML-O	Output to Host	3	
29	RX1p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
30	GND	Ground		X	1	
31	GND	Ground			1	
32	RX2p	Receiver Data Non-Inverted	CML-O	Output to Host	3	

Pin#	Symbol	Description	Logic	Direction	Plug Sequence	Notes	
33	RX2n	Receiver Data Inverted	CML-O	Output to Host	3		
34	GND	Ground			1		
35	RX4p	Receiver Data Non-Inverted	CML-O	Output to Host	3		
36	RX4n	Receiver Data Inverted	CML-O	Output to Host	3		
37	GND	Ground			1		
38	RX6p	Receiver Data Non-Inverted	CML-O	Output to Host	3		
39	RX6n	Receiver Data Inverted	CML-O	Output to Host	3		
40	GND	Ground			1		
41	RX8p	Receiver Data Non-Inverted	CML-O	Output to Host	3		
42	RX8n	Receiver Data Inverted	CML-O	Output to Host	3		
43	GND	Ground			1		
44	INT/RSTn	Module Interrupt / Module Reset	Multi-Level	Bi-directional	3	See pin description for required circuit	
45	VCC	+3.3V Power		Power from Host	2		
46	vcc	+3.3V Power		Power from Host	2		
47	SDA	2-wire Serial interface data	ial interface data LVCMOS-I/O Bi-directional 3		3	Open-Drain with pull- up resistor on Host	
48	GND	Ground			1		
49	TX7n	Transmitter Data Inverted	ed CML-I Input from Host		3		
50	TX7p	Transmitter Data Non-Inverted	CML-I	Input from Host	3		
51	GND	Ground		27	1		
52	TX5n	Transmitter Data Inverted	CML-I	Input from Host	3		
53	TX5p	Transmitter Data Non-Inverted	CML-I	Input from Host	3		
54	GND	Ground			1		
55	TX3n	Transmitter Data Inverted	CML-I	Input from Host	3		
56	ТХЗр	Transmitter Data Non-Inverted	CML-I	Input from Host	3		
57	GND	Ground			1		
58	TX1n	Transmitter Data Inverted	CML-I	Input from Host	3	3	
59	TX1p	Transmitter Data Non-Inverted	CML-I	Input from Host	3		
60	GND	Ground			1		


06-Aug-24 Rev. 0

Optical Interconnection Design Innovator



QSFP112 Electrical pinout

Gigalight




QSFP112 Electrical pin list and description

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
1		GND	Ground	1	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3	
4		GND	Ground	1	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3	
7		GND	Ground	1	1
8	LVTTL-I	ModSelL	Module Select	3	
9	LVTTL-I	ResetL	Module Reset	3	
10		VccRx	+3.3V Power Supply Receiver	2	2
11	LVCMOS-I/O	SCL	TWI serial interface clock	3	1
12	LVCMOS-I/O	SDA	TWI serial interface data	3	
13		GND	Ground	1	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3	
15	CML-O	Rx3n	Receiver Inverted Data Output	3	
16		GND	Ground	1	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3	
18	CML-O	Rx1n	Receiver Inverted Data Output	3	
19		GND	Ground	1	1
20		GND	Ground	1	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3	7.00
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3	
23		GND	Ground	1	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3	
26		GND	Ground	1	1
27	LVTTL-O	ModPrsL	Module Present	3	
28	LVTTL-O	IntL/ RxLOS	Interrupt/optional RxLOS	3	
29		VccTx	+3.3V Power supply transmitter	2	2
30		Vcc1	+3.3V Power supply	2	2
31	LVTTL-I	LPMode/ TxDis	Low Power mode/optional TX Disable	3	
32		GND	Ground	1	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3	
35		GND	Ground	1	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3	. 1
38		GND	Ground	1	1

06-Aug-24 Rev. 0 5

Optical Interconnection Design Innovator

Wire connection diagram



Ordering information

Part Number		GOS-2QP801-XXC	
Length (meter)	0.5	1	2
Wire gauge (AWG)	30	30	26

If length(meter) is decimal, PN should be as GOS-2QP801-DXXC, above 2m reach also can be customized.

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by Gigalight before they become applicable to any particular order or contract. In accordance with the Gigalight policy of continuous improvement specifications may change without notice. The publication of information in this data sheet does not imply freedom from patent or other protective rights of

Gigalight or others. Further details are available from any Gigalight sales representative.

E-mail: sales@gigalight.com
Official Site: www.gigalight.com

Revision History

Revision	Date	Description
Preliminary	Aug-06-2024	Advance Release.

06-Aug-24 Rev. 0 6