

400G QSFP-DD AOC GQD-MDO401-xxxCB (DSP)

Features


- 8 channels full-duplex active optical cable
- Transmission data rate up to 53Gbps per channel
- 8x53Gbps PAM4 transmitter and PAM4 receiver
- 8 channels 850nm VCSEL array
- 8 channels PIN photo-detector array
- Internal CDR circuits on both receiver and transmitter channels
- Power consumption < 10W per end
- Hot-pluggable QSFP-DD connectors, compliant with CMIS
- Length up to 70m (OM3) or 100m (OM4)
- Built-in digital diagnostic functions
- Operating case temperature range 0°C to +70°C
- 3.3V power supply voltage
- RoHS compliant (lead free)

Applications

• IEEE 802.3cd 200GBASE-SR4

Description

The Gigalight 400G QSFP-DD SR8 Active Optical Cables (AOCs) are designed for 2x200GBASE-SR4 Ethernet connection applications. Each cable integrates eight data lanes in each direction with 8x26.5625GBd. Each lane can operate at 53.125Gbps up to 70m using OM3 fiber or 100m using OM4 fiber with FEC. These cables operate over multimode fiber systems using a nominal wavelength of 850nm. The electrical interface uses a 76 contact edge type connector. With the Common Management Interface Specification (CMIS) for QSFP-DD modules, the 400G QSFP-DD AOC incorporates Gigalight's proven circuit and VCSEL technology to provide reliable long life, high performance, and consistent service.



RX1 🖈 Optical receiver 1 RX2 RX3 RX4 🖈 M P Single 0 8 x 50G RX6 < Switch ASIC PAM4 CDR RX7 R Optical receiver 8 400GAUI-8 RX8 🛧 e Interface C Or e TX8 p Dual TX7 -Optical transmitter 8 4x50G TX6 -PAM4 CDR C TX5 ---е TX4 ___ TX3 ___ TX2 -Optical transmitter 1 TX1 -

Figure 1. Module Block Diagram

The Gigalight 400G QSFP-DD AOC is a kind of parallel active optical cables. VCSEL and PIN array package is key technique, through I2C system can contact with module.

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	-0.3	3.6	V
Input Voltage	Vin	-0.3	Vcc+0.3	V
Storage Temperature	Tst	-20	85	°C
Case Operating Temperature	Тор	0	70	°C
Humidity(non-condensing)	Rh	5	95	%

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Operating Case temperature	Tca	0		70	°C
Data Rate Per Lane	fd		26.5625		GBd
Humidity	Rh	5		85	%
Power Dissipation	Pm			10	W



Electrical Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Differential input impedance	Zin	90	100	110	ohm
Differential Output impedance	Zout	90	100	110	ohm
Differential input voltage amplitude	ΔVin			900	mVp-p
Differential output voltage amplitude	ΔVout			900	mVp-p
Skew	Sw			300	ps
Bit Error Rate	BER			2.4E-4	-
Near-end Eye Width at 10^-6 probability (EW6)		0.265			UI
Near-end Eye Height at 10^-6 probability (EH6)		70			mV
Far-end Eye Width at 10^-6 probability (EW6)		0.20			UI
Far-end Eye Height at 10^-6 probability (EH6)		30			mV
Near-end Eye Linearity		0.85			-

Notes:

- 1. BER=2.4E-4; PRBS31Q@26.5625GBd. Pre-FEC
- 2. Differential input voltage amplitude is measured between TxnP and TxnN.
- 3. Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit	Note	
1	Transmitter						
Center Wavelength	λс	840	850	860	nm	-	
RMS spectral width	Δλ	-	-	0.6	nm	-	
Average launch power, each lane	Pout	-6.5	-	4	dBm	-	
OMAouter, each lane	OMA	-4.5		3	dBm	-	
TDEC, each lane	TDEC			4.5	dB		
Extinction Ratio	ER	3	-	-	dB	-	
Average launch power of OFF transmitter, each lane				-30	dB	-	
	Receiver						
Center Wavelength	λс	840	850	860	nm	-	
Receiver Sensitivity in OMAout	RXsen			(-6.5, -3.4)	dBm	1	
Stressed Receiver Sensitivity in OMAout				-3	dBm	1	
Average power at receiver input, each lane				4	dBm	-	
Average power at receiver, each lane		-7.9			dBm		
Receiver Reflectance				-12	dB	-	
LOS Assert		-10			dBm	-	
LOS De-Assert – OMA				-7.5	dBm	-	
LOS Hysteresis		0.5			dB	-	



Notes:

1. Measured with conformance test signal at TP3 for BER = 2.4E-4 Pre-FEC

Pin Description

Table 1- Pad Function Definition

	12		Table 1- Fau Full Clott Delithilion	T_4	-
Pad	Logic	Symbol	Description	Plug	Notes
			32	Sequence4	
L	4	GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	:
3	CML-I	Тж2р	Transmitter Non-Inverted Data Input	3B	
4		GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
7		GND	Ground	1B	1
8	LVTTL-I	ModSelL	Module Select	3B	
9	LVTTL-I	ResetL	Module Reset	3B	e e
10		VccRx	+3.3V Power Supply Receiver	2B	2
11	LVCMOS- I/O	SCL	2-wire serial interface clock	3B	
12	LVCMOS- I/O	SDA	2-wire serial interface data	3B	
13		GND	Ground	1B	1
14	CML-O	Rж3р	Receiver Non-Inverted Data Output	3B	
15	CML-O	Rx3n	Receiver Inverted Data Output	3B	Č.
16		GND	Ground	1B	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3B	
18	CML-O	Rx1n	Receiver Inverted Data Output	3B	:
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3B	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3B	ļ:
23		GND	Ground	1B	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3B	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3B	8
26		GND	Ground	1B	1
2.7	LVTTL-0	ModPrsL	Module Present	3B	
28	LVTTL-0	IntL	Interrupt	3B	
29		VccTx	+3.3V Power supply transmitter	2B	2
30		Vcc1	+3.3V Power supply	2B	2
31	LVTTL-I	InitMode	Initialization mode; In legacy QSFP applications, the InitMode pad is called	3B	
			LPMODE		
32		GND	Ground	1B	1
33	CML-I	ТжЗр	Transmitter Non-Inverted Data Input	3B	1
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35		GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	į.
38		GND	Ground	1B	1




Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
39		GND	Ground	1A	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	3A	
41	CML-I	Тхбр	Transmitter Non-Inverted Data Input	3A	i i
42		GND	Ground	1A	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	3A	
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	3A	
45		GND	Ground	1A	1
46		Reserved	For future use	3A	3
47		VS1	Module Vendor Specific 1	3A	3
48		VccRx1	3.3V Power Supply	2A	2
49		VS2	Module Vendor Specific 2	3A	3
50		VS3	Module Vendor Specific 3	3A	3
51		GND	Ground	1A	1
52	CML-0	Rx7p	Receiver Non-Inverted Data Output	3A	-
53	CML-O	Rx7n	Receiver Inverted Data Output	3A	
54		GND	Ground	1A	1
55	CML-0	Rx5p	Receiver Non-Inverted Data Output	3A	
56	CML-0	Rx5n	Receiver Inverted Data Output	3A	
57		GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-O	Rx6n	Receiver Inverted Data Output	3A	-
60	CML-0	Rx6p	Receiver Non-Inverted Data Output	3A	
61		GND	Ground	1A	1
62	CML-0	Rx8n	Receiver Inverted Data Output	3A	
63	CML-0	Rx8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65		NC	No Connect	3A	3
66		Reserved	For future use	3A	3
67	:	VccTx1	3.3V Power Supply	2A	2
68		Vcc2	3.3V Power Supply	2A	2
69	÷.	Reserved	For Future Use	3A	3
70		GND	Ground	1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	
73	A-100	GND	Ground	1A	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3A	_
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	Ġ.
76		GND	Ground	1A	1


Note 1: QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.

Note 2: VccRx, VccRx1, Vccl, Vcc2, VccTx and VccTx1 shall be applied concurrently. Requirements defined for the host side of the Host Card Edge Connector are listed in Table 4. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination. The connector Vcc pins are each rated for a maximum current of 1000 mA.

Note 3: All Vendor Specific, Reserved and No Connect pins may be terminated with 50 ohms to ground on the host. Pad 65 (No Connect) shall be left unconnected within the module. Vendor specific and Reserved pads shall have an impedance to GND that is greater than 10 kOhms and less than 100 pF.

Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A, 1B will then occur simultaneously, followed by 2A, 2B, followed by 3A,3B.





RX7n

GND

RX5p

RX5n

GND

53

54

55

56

RX3n

GND

RX1p

RX1n

GND

15

16

17

18

19

Figure 2. Electrical Pin-out Details



ModSelL Pin

The ModSelL is an input signal that must be pulled to Vcc in the QSFP-DD module. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP-DD modules on a single 2-wire interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host. In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any QSFP-DD modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

ResetL Pin

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length (t_Reset_init) (See Table 13) initiates a complete module reset, returning all user module settings to their default state.

InitMode Pin

InitMode is an input signal. The InitMode signal must be pulled up to Vcc in the QSFP-DD module. The InitMode signal allows the host to define whether the QSFP-DD module will initialize under host software control (InitMode asserted High) or module hardware control (InitMode deasserted Low). Under host software control, the module shall remain in Low Power Mode until software enables the transition to High Power Mode, as defined in Section 7.5. Under hardware control (InitMode de-asserted Low), the module may immediately transition to High Power Mode after the management interface is initialized. The host shall not change the state of this signal while the module is present. In legacy QSFP applications, this signal is named LPMode. See SFF-8679 for signal description.

ModPrsL Pin

ModPrsL must be pulled up to Vcc Host on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.

IntL Pin

IntL is an output signal. The IntL signal is an open collector output and must be pulled to Vcc Host on the host board. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read.

Power Supply Filtering

The host board should use the power supply filtering shown in Figure 3.

QSFP-DD Connector

www.gigalight.com

1 uH VccHost VccRx, VccRx: **≒**22 uF ■ 0.1uF GND VccTx, VccTx 22 uF < 0.1uF Note: Filter capacitor GND QSFP-DD values are informative and vary depending on applications 1 uH MODULE Vcc1, Vcc2 Note: Vcc1 and/or Vcc2 may **0.1uF** be connected to VccTx, VccTx1 or VccRx, VccRx1 provided the GND applicable derating of the maximum current limit is used

Figure 3. Host Board Power Supply Filtering

Optical Interface Lanes and Assignment

The optical interface port is a male MPO24 connector.




Figure 4. Optical Receptacle and Channel Orientation

DIAGNOSTIC MONITORING INTERFACE

Digital diagnostics monitoring function is available on all Gigalight QSFP DD products. A 2-wire serial interfaceprovides user to contact with module.

This subsection defines the Memory Map for a CMIS Module used for serial ID, digital monitoring and certain control functions. The interface is mandatory for all CMIS devices. The interface has been designed largely after the QSFP memory map. The memory map has been changed in order to accommodate 8 electrical lanes and limit the required memory space. The single address approach is used as found in QSFP. Paging is used in order to enable time critical interactions between host

and module. The structure of the memory is shown in Figure 5. The memory space is arranged into a 10 lower, single page, address space of 128 bytes and multiple upper address space pages. 11 This structure supports a flat 256 byte memory for passive copper cables and permits 12 timely access to addresses in the lower page, e.g. Flags and Monitors. Less time critical 13 entries, e.g. serial ID information and threshold settings, are available with the Page 14 Select function. The structure also provides address expansion by adding additional upper 15 pages as needed. Upper pages 00-02 all contain static, non-volatile advertising 16 registers. Upper page 01 provides revision codes and advertising registers that indicate 17 the capabilities of the module. Upper page 02 provides thresholds for monitored 18 functions. Upper page 03 provides a user read/write space. The lower page and upper page 19 00 are required for passive copper cables and are always implemented. In addition, upper 20 pages 1, 2 and bank 0 pages 10h and 11h are required for active modules. See CMIS Document Table 40 for 21 details regarding the implementation of optional upper pages and the bank pages. Bank 22 pages are provided to provide the ability to support modules with more than 8 lanes. Bank 23 0 provides lane-specific registers for the lower 8 lanes. Each additional bank provides 24 support for an additional 8 lanes. Reserved bytes are for future use and shall not be 25 used and shall be set to 0. Other organizations shall contact the managing organization 26 or the editor of this document to request allocations of registers. The use of custom 27 bytes is not restricted and may be vendor defined. The use of registers defined as custom 28 may be subject to additional agreements between module users and vendors.




Figure 5. QSFP-DD Memory Map

Mechanical Dimensions




Figure 6. Mechanical Specifications

Regulatory Compliance

Gigaligth GQD-MDO401-SR8Cx transceivers are Class 1 Laser Products. They are certified per the following standards:

Feature	Standard
Laser Safety	IEC 60825-1:2014 (Third Edition)
Environmental protection	2011/65/EU
CE EMC	EN55032: 2015 EN55024: 2010+A1: 2015 EN61000-3-2: 2014 EN61000-3-3: 2013
FCC	FCC Part 15, Subpart B; ANSI C63.4-2014
Product Safety	EN/UL 60950-1, 2nd Edition, 2014-10-14

References

- 1. QSFP-DD MAS Rev4.0
- 2. CMIS V4.0
- 3. IEEE802.3cd 200GBASE-SR4
- 4. OIF CEI-56G-VSR-PAM4

Optical Interconnection Design Innovator



www.gigalight.com

ACAUTION:

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Ordering information

Part Number	Product Description
GQD-MDO401-xxxCB	400G QSFP-DD AOC (DSP)

Note:

xxx: 001~100, 1~100 Length in meters

Examples:

GQD-MDO401-001CB: 1m 400G QSFP-DD AOC (DSP); GQD-MDO401-002CB: 2m 400G QSFP-DD AOC (DSP); GQD-MDO401-003CB: 3m 400G QSFP-DD AOC (DSP); GQD-MDO401-005CB: 5m 400G QSFP-DD AOC (DSP); GQD-MDO401-007CB: 7m 400G QSFP-DD AOC (DSP); GQD-MDO401-010CB: 10m 400G QSFP-DD AOC (DSP); GQD-MDO401-100CB: 100m 400G QSFP-DD AOC (DSP).

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by GIGALIGHT before they become applicable to any particular order or contract. In accordance with the GIGALIGHT policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of GIGALIGHT or others. Further details are available from any GIGALIGHT sales representative.

E-mail: sales@gigalight.com
Official Site: www.gigalight.com

Revision History

Revision	Date	Description
VO	Aug 01, 2018	Advance Release.
VI	Jan 22, 2019	Revise PN.
V2	May 31,2019	Remove CDR Version.