1 2 CDFP MSA 3 4 For 5 6 400 Gb/s (16 X 25 GB/s) PLUGGABLE TRANSCEIVER 7 8 Rev 3.0 March 20, 2015 9 10 11 Abstract: This specification defines the characteristics of the pluggable 16 x 25 GB/s 12 CDFP Module/direct attach cable plug and connector. 13 14 This document provides a common specification for systems manufacturers, system 15 integrators, and suppliers of modules. 16 17 18 19 20 21 POINTS OF CONTACT: 22 23 Tom Palkert Nathan Tracy Scott Kipp 24 Technical Editor Chairman Secretary 25 Molex TE Connectivity Brocade 26 2222 Wellington Court 3101 Fulling Mill Rd 130 Holger Way 27 Lisle, IL 60532-1682 Middletown, PA 17057 San Jose, CA 95134 28 Ph: 952-200-8542 Ph: 717-986-7546 Ph: 408-333-4000 29 tpalkert at molex.com ntracy at te.com skipp at brocade.com 30 31 Limitation on use of Information: 32 This specification is provided "AS IS" with NO WARRANTIES whatsoever and therefore the 33 provision of this specification does not include any warranty of merchantability, noninfringement, fitness for a particular purpose, or any other warranty otherwise 34 arising out of any proposal, specification or sample. The authors further disclaim all 35 liability, including liability for infringement of any proprietary rights, relating to 36 37 use of information in this specification. No license, express or implied, by estoppel or 38 otherwise, to any intellectual property rights is granted herein. 39 40 41 Permissions: You are authorized to download, reproduce and distribute this document. All other rights 42 43 are reserved. The provision of this document should not be construed as the granting of any right to practice, make, use or otherwise develop products that are based on the 44 45 document. Any and all IP rights related to this document and the designs disclosed 46 within, except for the rights expressly mentioned above, are reserved by the respective 47 owners of those IP rights. 48

1			
2	EXPRESSI	ON OF SUPPORT BY MANUFACTURI	ERS
3			
4	The following are Promote	r member companies of the CI	DFP MSA.
5			
6			
7	Avago Technologies		
8	Brocade Communications Sy	stems, Inc.	
9	IBM		
10	JDS Uniphase Corporation		
11	Juniper Networks		
12 13	Molex Incorporated		
14	TE Connectivity		
14			
16			
17	The following are contrib	outing member companies of th	OFP MSA
18	the following are conclude		ie ebii hon.
19	FCI		
20	Finisar		
21	Huawei		
22	Inphi		
23	Ixia		
24	Mellanox		
25	MoSys		
26	Nextron		
27	Oclaro, Inc.		
28	Semtech		
29	Sumitomo Electric		
30	Xilinx		
31	Yamaichi		
32			
33			
34	Change History:		
35	[
	Revision	Date	Changes

Revision	Date	Changes
1.0	March 8 2014	First public release
2.0	September 18, 2014	2nd public release
3.0	March 20, 2015	Added Style 3

36 37

38 Foreword

39

40 The development work on this specification was done by the CDFP MSA, an industry group. 41 The membership of the committee since its formation in May 2013 has included a mix of 42 companies which are leaders across the industry.

43 44

45

46

	TABLE OF CONTENTS	
1	Scope	. 8
-	1.1 Description of Clauses	. 0
2	References	
2	2.1 Industry Documents	
	2.2 SFF Specifications	
	2.3 Sources	
З	Introduction	
	Electrical Specification	
4	4.1 Module Pin Definitions	
	4.1.1 Low Speed Electrical Hardware Pins	
	4.1.1.1Rst1L and Rst2L	
	4.1.2 Low Speed Electrical Specification	
	4.1.3 High Speed Electrical Specification	
	4.1.3.1 Rx (n) (p/n)	
	4.1.3.2 $\text{Tx}(n)$ (p/n)	
	4.2 CDFP Power Requirements	
	4.2.1 CDFP Power Classes and Maximum Power Consumption	
	4.2.2 CDFP Module Power Supply Requirements	
	4.2.3 CDFP Host Board Power Supply Noise Output	
	4.2.4 CDFP Module Power Supply Noise Output	
	4.2.5 CDFP Module Power Supply Noise Tolerance	
	4.3 ESD	
5	Mechanical and Board Definition	
Ŭ	5.1 Introduction	
	5.2 CDFP Datum's and Component Alignment	
	5.3 CDFP Module Mechanical Package Dimensions	
	5.4 Host PCB Layout	
	5.4.1 Insertion, Extraction and Retention Forces for CDFP Modules	
	5.5 Bezel for Systems Using CDFP Modules	
	5.5.1 Cage Assembly	
	5.6 CDFP Host Electrical Connector and Cage	
	5.7 CDFP Host Electrical Connector	.50
	5.8 Individual CDFP Cage Assembly Versions	.51
	5.8.1 CDFP Heat Sink Clip Dimensions	57
	5.8.2 Light Pipes	
	5.9 Thermal interface	
	5.10 Dust / EMI Cover	
	5.11 Optical Interface	
6	Environmental and Thermal	
	6.1 Thermal Requirements	
7	CDFP Style 1/Style 2 Management Interface	
	7.1 Introduction	
	7.2 Timing Specification	
	7.2.1 Introduction	
	7.2.2 Management Interface Timing Specification	
	7.2.3 Serial Interface Protocol	
	7.2.3.1 Management Timing Parameters	
	7.3 Memory Interaction Specifications	
	7.3.1 Timing for Soft Control and Status Functions	
	7.4 Device Addressing and Operation	
	7.5 Read/Write Functionality	
	7.5.1 CDFP Memory Address Counter (Read AND Write Operations)	
	7.5.2 Read Operations	
	7.5.2.1 Current Address Read	
	7.5.2.2 Random Read	
	7.5.2.3 Sequential Read 7.5.2.4 Sequential Read from Random Start Address	
	7.5.2.4 Sequential Read from Random Start Address	
	1.1.1 MITCE Oberations	00

1	7.5.3.1 BYTE Write	. 80
2	7.5.3.2 Sequential Write	
3	7.5.3.3 Acknowledge Polling	
4	8 CDFP MSA Management Interface Memory Map-Styles 1 and 2	
5	8.1 Overview	
6	8.2 Management Interface	
7	8.3 Lower Page OOL	
8	8.3.1 ID and Status	
9	8.3.2 Interrupt Flags	
10	8.3.3 Module Card Monitors	
11	8.3.4 Channel Monitors	
12	8.3.5 Control Fields	
13	8.3.6 Interrupt Masks	
14	8.3.7 Alarm Flags Persistence Control	
15	8.3.8 Password Entry and Change	
16	8.3.9 Page Select Byte	
17	8.4 Upper Page OOh	
18	8.4.1 Base ID	
10 19	8.4.2 Identifier and Extended Identifier	
20	8.4.3 Connector Type (Address 130)	
21 22	8.4.4 Specification Compliance	
22	8.4.5 Encoding (Address 139)	
23 24	8.4.6 BR, nominal (Address 140)	
25	8.4.8 Link Length	
26	8.4.9 Device Technology (Address 147)	
27	8.4.10 Vendor Name (Addresses 148-163)	
28	8.4.11 Extended Module Code	
29	8.4.12 Vendor Organizationally Unique Identifier (OUI, Address 165-167)	
30	8.4.13 Vendor Part Number (Address 168-183)	
31	8.4.14 Vendor Revision Number (Address 184-185)	
32	8.4.15 Wavelength (Address 186-187)	
33	8.4.16 Wavelength Tolerance (Address 188-189)	
34	8.4.17 Maximum Case Temperature (Address 190)	
35	8.4.18 CC-BASE (Address 191)	
36	8.4.19 Options.	
37	8.4.20 Vendor Serial Number	
38	8.4.21 Date Code	
39	8.4.22 Diagnostic Monitoring Type	
40	8.4.23 Enhanced Options	
41	8.4.24 CC-EXT (Byte 223)	
42	8.4.25 Vendor-Specific ID	
43	8.5 Upper Page 03h	
44	8.5.1 Module card Thresholds	
45	8.5.2 Channel Thresholds	
46	8.5.3 Extended Channel Controls	
47	8.5.4 Extended ID	
48	8.6 Upper Page 01h	
49	8.7 Upper Page 02h	
50	9 CDFP MSA Management Interface Memory Map-Style 3	
51	9.1 Overview	
52	9.2 Management Interface	
53	9.3 Lower Page	
54	9.3.1 ID and Status	
55	9.3.2 Interrupt Flags	
56	9.3.3 Module Card Monitors	
57	9.3.4 Channel Monitors	
58	9.3.5 Control Fields	
59	9.3.6 Interrupt Masks	
60	9.3.7 Alarm Persistence Control	119

1	9.3.8 Password Entry and Change
2	9.3.9 Page Select Byte
3	9.4 Lower Page Summary
4	9.5 Lower Page Overview
5	9.6 Lower Page Rx
6	9.7 Lower Page Tx
7	9.7 Lower Page 1X
8	9.8.1 Identifier and Extended Identifier 143
9	9.8.2 Connector Type
10	9.8.3 Specification Compliance
11	9.8.4 Encoding
12	9.8.5 BR, nominal
13	9.8.6 Extended Rate Select and Global Options
14	9.8.7 Link Length
15	9.8.8 Device technology
16	9.8.9 Vendor Name
17	9.8.10 Extended Module Code
18	9.8.11 Vendor OUI
19	9.8.12 Vendor Part Number
20	9.8.13 Vendor Revision Number
21	9.8.14 Wavelength
22	9.8.15 Wavelength Tolerance 144
23	9.8.16 Maximum Case Temperature
24	9.8.17 CC BASE 144
25	9.8.18 Options 144
26	9.8.19 Vendor Serial Number 145
27	9.8.20 Date Code
28	9.8.21 Diagnostic Monitoring Type 146
29	9.8.22 Enhanced Options 146
30	9.8.23 CC_EXT 146
31	9.8.24 Vendor Specific 146
32	9.9 Upper Page 01
33	9.10 Upper Page 02
34	9.11 Upper Page 03
35	9.11.1 Module Card Thresholds 146
36	9.11.2 Channel Thresholds 146
37	9.11.3 Extended Channel Controls
38	9.11.4 Extended ID
39	9.12 Upper Page 03 Summary
40	9.13 Upper Page 03 Overview
41	9.14 Upper Page 03 Rx
42 43	9.15 Upper Page 03 Tx
43 44	10.1 Human-readable Header Section
44	10.2 Firmware Data Section
45 46	10.3 Implementation Notes
47	10.3 Implementation Notes
48	10.5 Host Upgrade Procedure
49	10.0 hole opyrade recodure
50	
51	List of Figures
52	
53	Figure 1: Style 1/Style 2CDFP Reference Architecture
54	Figure 2: CDFP Style 3 Reference Architecture 10
55	Figure 3: Lower Card (Card 1) Pin outs Style 1/Style 2 12
56	Figure 4: Upper Card (Card 2) Pin outs Style 1/Style 2 13
57	Figure 5: Lower Card (Card 1) Pin outs Style 3 14

Figure 6: Upper Card (Card 2) Pin outs Style 3..... 15

Figure 7: CDFP Host Card Style 1/Style 2..... 22

Figure 8: CDFP Host Card Style 3..... 23

1	Figure	9: 3	Schematic of multiple CDFP power supply arrangement (example)	27
2	2		CDFP Power Mode State transition diagram	
3			Timing of CDFP inrush currents	
4			CDFP Style 1 direct attach module rendering	
5	Figure	13:	CDFP Style 2 and Style 3 direct attach module rendering	33
6	Figure	14:	CDFP Style 1 Datum Alignment, Depth	35
7	Figure	15:	CDFP Style 2 and Style 3 Datum Alignment, Depth	36
8	Figure	16:	Drawing of CDFP Style 1 Module	37
9	Figure	17:	View of module plug Style 1	38
10			Plug pin assignments Style 1 Module	
11	Figure	19:	Drawing of CDFP Style 2 Module	39
12			View of module plug Style 2	
13			Plug pin assignments Style 2 Module	
14			Latch Definition Style 1/Style 2/Style 3	
15			Drawing of CDFP Style 3 Module	
16			View of module plug Style 3	
17			Plug pin assignments Style 3 Module	
18			Pattern Layout for CDFP Style 1/Style 2/Style 3 Printed Circuit Board	
19			CDFP Style 1 Host PCB Mechanical Layout	
20	2		CDFP Style 2 and Style 3 Host PCB Mechanical Layout	
21			CDFP Style 1 Recommended Bezel Design	
22			CDFP Style 2 and Style 3 Recommended Bezel Design	
23			CDFP Style 1 Host Electrical Connector and Cage Illustration	
24			CDFP Style 2 Host Electrical Connector and Cage Illustration	
25			CDFP Style 3 Host Electrical Connector and Cage Illustration	
26			CDFP Host Electrical Connector Specification	
27			Style 1 Cage and Optional Heat Sink Design (exploded view)	
28			Style 2 Cage and Optional Heat Sink Design (exploded view)	
29			Style 3 Cage and Optional Heat Sink Design (exploded view)	
30			Style 1 1-by-1 Cage Design	
31			Style 2 1-by-1 Cage Design	
32			Style 3 1-by-1 Cage Design	
33			CDFP Style 1 Latch dimensions for heat sink clip	
34 35			CDFP Style 2 and Style 3 Latch dimensions for heat sink clip CDFP Style 1 heat sink clip	
36			CDFP Style 2 and Style 3 heat sink clip	
37			CDFP Style 1 heat sink thermal interface	
38			CDFP Style 2 and Style 3 heat sink thermal interface	
39			CDFP Style 1 surface flatness and roughness areas	
40			CDFP Style 2 and Style 3 surface flatness and roughness areas	
41			CDFP Style 1/Style 2 Optical Receptacle and Channel Orientation for MPO16 and	
42	-		cor	
43			CDFP Style 3 Optical Receptacle and Channel Orientation for MPO16 and MXC	0 /
44				68
45			CDFP MP016 Cable Plug	
46			CDFP Timing Diagram	
47			CDFP Device Address	
48			CDFP Current Address Read Operation	
49			CDFP Random Read	
50			Sequential Address Read Starting at CDFP Current Address	
51	-		Sequential Address Read Starting with Random CDFP Read	
52			CDFP Write Byte Operation	
53			CDFP Sequential Write Operation	
54	Figure	60 :	Example CDFP Style 1/Style 2 optical transceiver implementation	83
55			CDFP Style 1/Style 2 Memory Map	
56	Figure	62:	Example CDFP Style 3 optical transceiver implementation 1	.15
57	Figure	63:	CDFP Style 3 memory map structure 1	.17
58			Standard Firmware Upgrade Procedure 1	
59	Figure	65:	Alternate Firmware Upgrade Procedure 1	57
60				

List of Tables

8		Style 1/Style 2 Pin Function Definition	
9	Table 2:	Pin Function Definition Style 3	. 19
10	Table 3:	Low Speed Control and Sense Signals	. 25
11		CDFP Maximum Power Class	
12		CDFP Module Power Supply Specification	
13	Table 6:	Definition of Datum's	. 34
14	Table 7:	Insertion, Extraction and Retention Forces	. 47
15	Table 8:	Temperature Range Class of operation	. 69
16		Management Interface timing parameters	
17	Table 10	: CDFP Memory Specification	. 71
18		: Single Byte Writable Memory Block	
19		: Multiple Byte Writable Memory Block	
20	Table 13	: Timing for CDFP soft control and status functions	. 73
21	Table 14	: I/O Timing for Squelch & Disable	. 74
22	Table 15	: Lower Page Overview (Page OL)	. 86
23		: Identifier and Status Summary (Page OL)	
24		: Alarm Flags (Page OL)	
25		: Module Monitors (Page OL)	
26		: Channel Monitors (Page OL)	
27	Table 20	: Control Fields (Page OL)	. 93
28		: Interrupt Masks (Page OL)	
29		: Alarm Persistence Control (Page OL)	
30		: Upper Page O Overview (Page Oh)	
31		: Identifiers (Page Oh)	
32		: Connector Types	
33		: Specification compliance (Page Oh)	
34		: Encoding values	
35		: Extended rate-select compliance (Page Oh)	
36		: Link Length (Page Oh)	
37		: Device technology	
38		: Technology values	
39		: Extended module code (Page Oh)	
40		: Options (Page Oh)	
41		: Diagnostic Monitoring Type (Page Oh)	
42		: Enhanced Options (Page Oh)	
43		: Upper Page 3 Overview (Page 3h)	
44		: Module card Thresholds (Page 3h)	
45		: Channel Thresholds (Page 3h)	
46		: Extended Channel Controls (Page 3h)	
47		: Extended ID Fields (Page 3h)	
48		: Lower Memory Page Summary	
49		: Lower Memory Page Overview	
50		: Lower Memory Page Rx	
51		: Lower Memory Page Tx	
52		: POO Page Summary	
53		: Options	
54		: Upper Memory Page 03 Summary	
55		: Upper Memory Page 03 Overview	
56		: Upper Memory Page 03 Rx	
57	Table 50	: Upper memory Page 03 Tx	149
58			

3 1 Scope

1

2

7

10

12

14

16

18

20

22

29

In an effort to broaden the applications for a 400G interface, a multisource agreement group (MSA) was formed. Members include companies representing system integrators and suppliers with an interest in a common form factor solution.

8 1.1 Description of Clauses

9 Clause 1 contains the Scope and Purpose

11 Clause 2 contains Referenced and Related Standards and Specifications

13 Clause 3 contains the Introduction

15 Clause 4 contains Electrical Specifications

17 Clause 5 contains Mechanical Specifications and Printed Circuit Board Recommendations

19 Clause 6 contains Environmental and Thermal Considerations

21 Clause 7 is a description of the Management Interface and Management Register contents.

23 Appendix A contains management register contents and firmware upgrade methodology

24 2 References

The CDFP MSA supports the requirements of the data center industry, and the MSA is expected to implement several standards.

27 2.1 Industry Documents

28 The following interface standards and specifications are relevant to this Specification.

30	_	GR-253-CORE
30	_	GR-ZJJ-CURE

- 31 OIF CEI 3.1 clause 13
- 32 IEEE Std 802.3bm annex 83E
- 33 IEEE Std 802.3bs
- 34 InfiniBand Architecture Specifications
- 35 INCITS T11.2 FC-PI-6
- 36 SAS 4.0

37 - SFF-8679 QSFP (Quad SFP) 25 Gbs 4X Transceiver

- 38 SFF-8636 Cables Common Management Interface
- 39 SFF-8472 Diagnostic Monitoring Interface for Optical Transceivers
- 40 SFF-8431 Enhanced Small Form Factor Pluggable Module SFP+
- 41 JESD22A114-B ESD specifications
- 42

46

43 2.2 SFF Specifications

It is the intention of the MSA to create appropriate SFF specifications based on this MSA.

47 2.3 Sources

48 This document can be obtained via the CDFP-MSA.org web site.

1

4

11

15

21

30

39

45

2 3 Introduction

3 This Specification covers the following items:

5 a) Electrical interfaces (including pinouts for data control, status, configuration and 6 test signals) and the electrical connector and recommended host PCB layout requirements. 7

8 b) Management interfaces encompassing features from the current SFF 8636 and SFF 8472
9 specifications. Features include support for multiple physical media (copper, optics
10 etc), specific multi-data rate and multi-protocol implementations.

c) Optical interfaces (including the optical connector receptacle and mating fiber optic
 connector plug and recommended breakout cable assembly.) The optical specifications are
 left to the applicable standards for each protocol.

d) Mechanical including package outline with latching detail and optical connector receptacle detail, electrical connector mechanical details for both the module and host PCB halves, front panel cut-out recommended dimensions.

20 e) Thermal requirements

f) Electromagnetic interference (EMI) recommendations(including necessary shielding features to seal the OEM chassis front panel output with and without the CDFP module installed in the cage.)

26 g) Electrostatic discharge (ESD) requirements solely to the extent disclosed in the 27 Specification where the sole purpose of such disclosure is to enable products to operate, 28 connect or communicate as defined within the Specifications. 29


The overall package dimensions shall conform to the indicated dimensions and tolerances 31 32 indicated in clause 5. The mounting features shall be located such that the products are 33 mechanically interchangeable with the cage and connector system. In addition, the overall dimensions and mounting requirements for the cage and connector system on a circuit board 34 35 shall be configured such that the products are mechanically and electrically interchangeable and the overall dimensions and insertion requirements for the optical 36 37 connector and corresponding fiber optic cable plug shall be such that the products are mechanically and optically interchangeable. 38

This Specification is intended to support applications defined by Ethernet IEEE 802.3 (400Gigabit, 100Gigabit and 25Gigabit Ethernet), Infiniband Architecture Specifications (FDR and EDR), Fibre Channel-PI-6 (32GFC) and FC-PI-6p (128GFC). Electrical and optical specifications are defined by the appropriate standard and as such are beyond the scope of this document.

46 The Specifications will provide a common solution for combined 16-channel ports that 47 support OTN, Ethernet and/or InfiniBand and/or Fibre Channel specifications. The CDFP 48 interface can support pluggable modules or direct attach cables based on multimode fiber, 49 single mode fiber or copper cables.

50 An application reference Model, See Figure 1 for Style 1/Style 2 and Figure 2 for Style 51 3, shows the high-speed data interface between an ASIC (SerDes) and the CDFP module. 52 Parallel MPO16 fiber connectors can be used for the optical interface. 53

Revision 3.0



OIF CEI-28G-VSR should be used. Measurements taken with CDFP compliance boards should be corrected for any difference between the loss of these compliance boards and the loss of the compliance boards specified in

the standard.

6

Revision 3.0

1 4 Electrical Specification

This clause contains pin definition data for the CDFP Module. The pin definition data is generic for applications such as Fibre Channel, InfiniBand, Ethernet and OTN. Compliance Points for high-speed signal electrical measurements are defined with the inclusion of compliance boards. Compliance Points for all other electrical signals are at comparable points at the host edge card connector.


7 4.1 Module Pin Definitions

8 The CDFP Pluggable Module Edge Connector consists of two parallel paddle cards with 30 contacts on the top and bottom of each paddle card for a total of 120 circuits. 9 Figures 3 and 4 show the signal symbols and contact numbering for the CDFP Module edge 10 connector used for Style 1 and Style 2. Figures 5 and 6 show the signal symbols and 11 12 contact numbering for the CDFP Module edge connector used for Style 3. The diagrams show the module PCB edge as a top and bottom view. There are 120 contacts intended for high 13 14 speed, low speed signals, power and ground connections. Table 1 and Table 2 provide more 15 information about each of the 120 contacts.


For EMI protection the signals to the connector should be shut off when the CDFP Module is removed. Standard board layout practices such as connections to Vcc and GND with Vias, use of short and equal-length differential signal lines, use of microstrip-lines and 50 Ohm terminations are recommended. The chassis ground (case common) of the CDFP module should be isolated from the module's circuit ground, GND, to provide the equipment designer flexibility regarding connections between external electromagnetic interference shields and circuit ground, GND, of the module.

24





D1 GND D2 RX15p D3 RX15n D4 GND D5 RX13p D6 RX13n D7 GND D8 RX11p D9 RX11n D10 GND D11 RX9p D12 RX9n D13 GND D14 ModPrsL D15 Rst2L D16 GND D17 TX7p D18 TX7n D19 GND D20 TX5p D21 TX5n D22 GND D23 TX3p D24 TX3n D25 GND D26 TX1p D27 TX1n D28 GND D29 Int2L D30 3.3V Top side of upper module	Module Card Edge (Host Side)	Bottom side of u	GND RX14p RX14n GND RX12p RX12n GND RX10p Rx10p Rx10n GND Rx8p Rx8n GND SDA2 SCL2 GND Tx6p Tx6p Tx6n GND Tx6p Tx6n GND Tx2p Tx2n GND Tx2p Tx2n GND Tx0p Tx0n GND 3.3v 3.3V	C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C8 C9 C10 C11 C12 C12 C13 C14 C15 C16 C17 C18 C19 C10 C11 C12 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C20 C21 C22 C23 C24 C29 C30 C30 C20 C21 C22 C23 C24 C29 C30 C30 C20 C21 C28 C29 C30 C30 C20 C21 C28 C29 C30 C30 C30 C30 C30 C30 C28 C29 C30 C30 C30 C30 C30 C30 C30 C30
card viewed from top Figure 4: Upper Card (Card 2) Pin outs	s Style	card viewed fr	•••	



1 2




Figure 6: Upper Card (Card 2) Pin outs Style 3

Table 1	: Styl	e 1/Style	2 Pin Fun	ction Definition		
Module Pad	Host pin	Logic	Symbol	Description	Plug Sequence	Notes
Al	G1		GND	Ground	1	1
A2	A1X	CML-I	Tx14p	Transmitter Inverted Data Input	3	-
A3	AlY	CML-I	Tx14n	Transmitter Non-Inverted Data Input	3	
A4	G2		GND	Ground	1	1
A4 A5	A2X	CML-I	Tx12p	Transmitter Inverted Data Input	3	1
A5 A6	AZX A2Y	CML-I CML-I	Tx12p Tx12n		3	
		CML-1		Transmitter Non-Inverted Data Input		1
A7	G3	01/T T	GND	Ground	1	1
A8	A3X	CML-I	Tx10p	Transmitter Inverted Data Input	3	
A9	A3Y	CML-I	Tx10n	Transmitter Non-Inverted Data Input	3	-
A10	G4		GND	Ground	1	1
A11	A4X	CML-I	Tx8p	Transmitter Inverted Data Input	3	
A12	A4Y	CML-I	Tx8n	Transmitter Non-Inverted Data Input	3	
A13	G5		GND	Ground	1	1
A14	A5X		Reserved			
A15	A5Y	LVTTL-I	Rst1L	Module Reset for lower card	3	
A16	G6		GND	Ground	1	1
A17	A6X	CML-O	Rхбр	Receiver Non-Inverted Data Output	3	
A18	АбҮ	CML-O	Rx6n	Receiver Inverted Data Output	3	
A19	G7		GND	Ground	1	1
A20	A7X	CML-O	Rx4p	Receiver Non-Inverted Data Output	3	
A21	A7Y	CML-O	Rx4n	Receiver Inverted Data Output	3	
A22	G8		GND	Ground	1	1
A23	A8X	CML-O	Rx2p	Receiver Non-Inverted Data Output	3	
A24	A8Y	CML-O	Rx2n	Receiver Inverted Data Output	3	
A25	G9	0	GND	Ground	1	1
A26	A9X	CML-O	Rx0p	Receiver Non-Inverted Data Output	3	-
A27	A9Y	CML-O	Rx0n	Receiver Inverted Data Output	3	
A28	G10		GND	Ground	1	1
A29	A10X			Interrupt for lower card	3	1
		LVTTL-O	IntlL			2
A30	A10Y		Vcc	+3.3V Power supply	2	2
B1	G11	~~~~	GND	Ground	1	1
В2	B1X	CML-I	Tx15p	Transmitter Inverted Data Input	3	
В3	B1Y	CML-I	Tx15n	Transmitter Non-Inverted Data Input	3	
В4	G12		GND	Ground	1	1
В5	B2X	CML-I	Tx13p	Transmitter Inverted Data Input	3	
В6	B2Y	CML-I	Tx13n	Transmitter Non-Inverted Data Input	3	
В7	G13		GND	Ground	1	1
В8	B3X	CML-I	Tx11p	Transmitter Inverted Data Input	3	
В9	B3Y	CML-I	Txlln	Transmitter Non-Inverted Data Input	3	
B10	G14		GND	Ground	1	1
B11	B4X	CML-I	Tx9p	Transmitter Inverted Data Input	3	
B12	B4Y	CML-I	Tx9n	Transmitter Non-Inverted Data Input	3	
B13	G15		GND	Ground	1	1
B14	B5X	LVCMOS-	SDA1	two-wire serial interface data for lower	3	
	2011	I/O	~ 2111	card	~	
B15	B5Y	LVCMOS-	SCL1	two-wire serial interface clock for	3	
		I/O	2011	lower card	5	
B16	G16	±/ U	GND	Ground	1	1
		CMT O			3	1
B17	B6X	CML-O	Rx7p	Receiver Non-Inverted Data Output	-	
B18	B6Y	CML-0	Rx7n	Receiver Inverted Data Output	3	1
B19	G17		GND	Ground	1	1
B20	B7X	CML-O	Rx5p	Receiver Non-Inverted Data Output	3	
В21	B7Y	CML-O	Rx5n	Receiver Inverted Data Output	3	
В22	G18		GND	Ground	1	1

в23	B8X	CML-0	Drr2m	Receiver Non-Inverted Data Output	3	
в23 B24	BOX B8Y	CML-0	Rx3p Rx3n		3	
в24 B25	G19	CML-0	-	Receiver Inverted Data Output	3	1
B25 B26		CMT O	GND Datin	Ground	3	1
	B9X	CML-O	Rx1p	Receiver Non-Inverted Data Output	-	
B27	B9Y	CML-O	Rx1n	Receiver Inverted Data Output	3	1
B28	G20		GND	Ground	1	1
В29	B10X		Vcc	+3.3V Power supply	2	2
B30	B10Y		Vcc	+3.3V Power supply	2	2
C1	G31		GND	Ground	1	1
C2	C1X	CML-O	Rx14p	Receiver Non-Inverted Data Output	3	
C3	ClY	CML-O	Rx14n	Receiver Inverted Data Output	3	
C4	G32		GND	Ground	1	1
C5	C2X	CML-O	Rx12p	Receiver Non-Inverted Data Output	3	
C6	C2Y	CML-O	Rx12n	Receiver Inverted Data Output	3	
C7	G33		GND	Ground	1	1
C8	C3X	CML-O	Rx10p	Receiver Non-Inverted Data Output	3	
С9	C3Y	CML-O	Rx10n	Receiver Inverted Data Output	3	
C10	G34	-	GND	Ground	1	1
C11	C4X	CML-0	Rx8p	Receiver Non-Inverted Data Output	3	-
C12	C4Y	CML-O	Rx8n	Receiver Inverted Data Output	3	
C12 C13	G35		GND	Ground	1	1
C13 C14	C5X	LVCMOS-	SDA2	two-wire serial interface data for upper	3	1
014	CJA	I/O	SDAZ	card	5	
C15	C5Y	LVCMOS-	SCL2	two-wire serial interface clock for	3	
CID	COI	I/O	SCLZ		3	
01.0	020	170	CND	upper card	1	1
C16	G36	ONT T	GND	Ground	1	1
C17	C6X	CML-I	Тхбр	Transmitter Inverted Data Input	3	
C18	C6Y	CML-I	Тхбп	Transmitter Non-Inverted Data Input	3	-
C19	G37		GND	Ground	1	1
C20	C7X	CML-I	Tx4p	Transmitter Inverted Data Input	3	
C21	C7Y	CML-I	Tx4n	Transmitter Non-Inverted Data Input	3	
C22	G38		GND	Ground	1	1
C23	C8X	CML-I	Tx2p	Transmitter Inverted Data Input	3	
C24	C8Y	CML-I	Tx2n	Transmitter Non-Inverted Data Input	3	
C25	G39		GND	Ground	1	1
C26	C9X	CML-I	Tx0p	Transmitter Inverted Data Input	3	
C27	C9Y	CML-I	Tx0n	Transmitter Non-Inverted Data Input	3	
C28	G40		GND	Ground	1	1
C29	ClOX		Vcc	+3.3V Power supply	2	2
C30	C10Y		Vcc	+3.3V Power supply	2	2
D1	G41		GND	Ground	1	1
D2	D1X	CML-O	Rx15p	Receiver Non-Inverted Data Output	3	
D3	D1Y	CML-O	Rx15n	Receiver Inverted Data Output	3	
D4	G42		GND	Ground	1	1
D5	D2X	CML-0	Rx13p	Receiver Non-Inverted Data Output	3	
D6	D2Y	CML-O	Rx13n	Receiver Inverted Data Output	3	
D7	G43	~	GND	Ground	1	1
D8	D3X	CML-O	Rx11p	Receiver Non-Inverted Data Output	3	-
D9	D3Y	CML-O	Rx11p Rx11n	Receiver Inverted Data Output	3	
DJ0	G44		GND	Ground	1	1
D10 D11	D4X	CML-0	Rx9p	Receiver Non-Inverted Data Output	3	-
D11 D12	D4X D4Y	CML-0	Rx9p Rx9n		3	
				Receiver Inverted Data Output	-	1
D13	G45		GND Maril David I	Ground	1	1
D14	D5X	LVTTL-O	ModPrsL	Module Present	3	
D15	D5Y	LVTTL-I	Rst2L	Module Reset for upper card	3	
D16	G46		GND	Ground	1	1
D17	D6X	CML-I	Tx7p	Transmitter Inverted Data Input	3	

	T	1			1		
D18	D6Y	CML-I	Tx7n	Transmitter Non-Inverted Data Input	3		
D19	G47		GND	Ground	1	1	
D20	D7X	CML-I	Tx5p	Transmitter Inverted Data Input	3		
D21	D7Y	CML-I	Tx5n	Transmitter Non-Inverted Data Input	3		
D22	G48		GND	Ground	1	1	
D23	D8X	CML-I	ТхЗр	Transmitter Inverted Data Input	3		
D24	D8Y	CML-I	Tx3n	Transmitter Non-Inverted Data Input	3		
D25	G49		GND	Ground	1	1	
D26	D9X	CML-I	Tx1p	Transmitter Inverted Data Input	3		
D27	D9Y	CML-I	Tx1n	Transmitter Non-Inverted Data Input	3		
D28	G50		GND	Ground	1	1	
D29	D10X	LVTTL-O	Int2L	Interrupt for upper card	3		
D30	D10Y		Vcc	+3.3V Power supply	2	2	
	Note 1: GND is the symbol for signal and supply (power) common for the CDFP module. All are common within the CDFP module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.						
				iver and transmitter power supplies and sh	all he app	licd	
	concu	rrently.	Requiremen	ts defined for the host side of the Host E	dge Card		
				Table 5. Recommended host board power supp	-	-	
		-		ay be internally connected within the CDFP		-	
	combi	nation. T	he Vcc con	nector pins are each rated for a maximum c	urrent of	1 A.	

Figure 7 (Style 1/Style 2) and Figure 8 (Style 3) show examples of complete CDFP host PCB schematics with connections to SerDes and control ICs.

Module	Host	Logic	Symbol	Description	Plug	No
Pad	pin				Sequence	
A1	G1		GND	Ground	1	1
A2	A1X	CML-O	Rx14p	Receiver Non-Inverted Data Output	3	-
A3	AlY	CML-O	Rx14n	Receiver Inverted Data Output	3	
A4	G2	01111 0	GND	Ground	1	1
A5	A2X	CML-0	Rx12p	Receiver Non-Inverted Data Output	3	-
A6	A2Y	CML-O	Rx12n	Receiver Inverted Data Output	3	
A7	G3	01111 0	GND	Ground	1	1
A8	A3X	CML-0	Rx10p	Receiver Non-Inverted Data Output	3	-
A9	A3Y	CML-O	Rx10n	Receiver Inverted Data Output	3	
A10	G4		GND	Ground	1	1
A11	A4X	CML-0	Rx8p	Receiver Non-Inverted Data Output	3	-
A11 A12	A4X A4Y	CML-O	Rx8n	Receiver Inverted Data Output	3	
A12 A13	G5	CML-0	GND	Ground	1	1
A13 A14	A5X	LVCMOS-	SDA1	two-wire serial interface data for lower	3	1
AI4	AJX	I/O	SDAI		5	
7.1 E			0.07.1	card	2	
A15	A5Y	LVCMOS-	SCL1	two-wire serial interface clock for	3	
710	00	I/0	CND	lower card Ground	1	1
A16	G6	<u></u>	GND		1	1
A17	A6X	CML-O	Rхбр	Receiver Non-Inverted Data Output	3	
A18	A6Y	CML-O	Rx6n	Receiver Inverted Data Output	3	-
A19	G7		GND	Ground	1	1
A20	A7X	CML-O	Rx4p	Receiver Non-Inverted Data Output	3	
A21	A7Y	CML-O	Rx4n	Receiver Inverted Data Output	3	
A22	G8		GND	Ground	1	1
A23	A8X	CML-O	Rx2p	Receiver Non-Inverted Data Output	3	
A24	A8Y	CML-O	Rx2n	Receiver Inverted Data Output	3	
A25	G9		GND	Ground	1	1
A26	A9X	CML-O	Rx0p	Receiver Non-Inverted Data Output	3	
A27	A9Y	CML-O	Rx0n	Receiver Inverted Data Output	3	
A28	G10		GND	Ground	1	1
A29	A10X	LVTTL-I	Rst1L	Module Reset for lower card	3	
A30	AlOY		Vcc	+3.3V Power supply	2	2
B1	G11		GND	Ground	1	1
В2	B1X	CML-O	Rx15p	Receiver Non-Inverted Data Output	3	
в3	B1Y	CML-O	Rx15n	Receiver Inverted Data Output	3	
В4	G12		GND	Ground	1	1
В5	B2X	CML-O	Rx13p	Receiver Non-Inverted Data Output	3	
B6	B2Y	CML-O	Rx13n	Receiver Inverted Data Output	3	1
в7	G13		GND	Ground	1	1
B8	B3X	CML-0	Rx11p	Receiver Non-Inverted Data Output	3	+-
B9	B3Y	CML-O	Rx11n	Receiver Inverted Data Output	3	+
BJ0	G14		GND	Ground	1	1
B10 B11	B4X	CML-O	Rx9p	Receiver Non-Inverted Data Output	3	-
B11 B12	B4X B4Y	CML-O CML-O	Rx9p Rx9n	Receiver Inverted Data Output	3	
B12 B13	G15		GND	Ground	1	1
B13 B14	B5X	LVTTL-0	Int1L	Interrupt for lower card	3	+
		TATT-0		incerrupt for tower card		-
B15	B5Y		Reserved	Cusuad	1	1
B16	G16		GND	Ground	1	1
B17	B6X	CML-O	Rx7p	Receiver Non-Inverted Data Output	3	-
B18	B6Y	CML-O	Rx7n	Receiver Inverted Data Output	3	<u> </u>
D10	G17		GND	Ground	1	1
В19						
B19 B20 B21	в7х в7у	CML-O CML-O	Rx5p Rx5n	Receiver Non-Inverted Data Output Receiver Inverted Data Output	3	

D 22	DOV	CMT O	Davida	Dessions New Transited Date Output	2	
B23	B8X	CML-O	Rx3p	Receiver Non-Inverted Data Output	3	
B24	B8Y	CML-O	Rx3n	Receiver Inverted Data Output	3	
B25	G19		GND	Ground	1	1
B26	B9X	CML-O	Rx1p	Receiver Non-Inverted Data Output	3	
В27	B9Y	CML-O	Rx1n	Receiver Inverted Data Output	3	
В28	G20		GND	Ground	1	1
B29	B10X		Vcc	+3.3V Power supply	2	2
В30	B10Y		Vcc	+3.3V Power supply	2	2
C1	G31		GND	Ground	1	1
C2	C1X	CML-I	Tx14p	Transmitter Inverted Data Input	3	
C3	ClY	CML-I	Tx14n	Transmitter Non-Inverted Data Input	3	
C4	G32		GND	Ground	1	1
C5	C2X	CML-I	Tx12p	Transmitter Inverted Data Input	3	
C6	C2Y	CML-I	Tx12n	Transmitter Non-Inverted Data Input	3	
C7	G33		GND	Ground	1	1
		OMT T	-		3	1
C8	C3X	CML-I	Tx10p	Transmitter Inverted Data Input	-	
C9	C3Y	CML-I	Tx10n	Transmitter Non-Inverted Data Input	3	1
C10	G34		GND	Ground	1	1
C11	C4X	CML-I	Tx8p	Transmitter Inverted Data Input	3	
C12	C4Y	CML-I	Tx8n	Transmitter Non-Inverted Data Input	3	
C13	G35		GND	Ground	1	1
C14	C5X	LVCMOS- I/O	SDA2	two-wire serial interface data for upper card	3	
C15	C5Y	LVCMOS- I/O	SCL2	two-wire serial interface clock for upper card	3	
C16	G36		GND	Ground	1	1
C17	C6X	CML-I	Тхбр	Transmitter Inverted Data Input	3	
C18	CGY	CML-I	Tx6n	Transmitter Non-Inverted Data Input	3	
C19	G37	-	GND	Ground	1	1
C20	C7X	CML-I	Tx4p	Transmitter Inverted Data Input	3	
C21	C7Y	CML-I	Tx4n	Transmitter Non-Inverted Data Input	3	
C22	G38		GND	Ground	1	1
C23	C8X	CML-I	Tx2p	Transmitter Inverted Data Input	3	
C24	C8Y	CML-I	Tx2p Tx2n		3	
C24 C25		CML-1	GND	Transmitter Non-Inverted Data Input	-	1
	G39	ONT T	-	Ground	1	1
C26	C9X	CML-I	Tx0p	Transmitter Inverted Data Input	3	
C27	C9Y	CML-I	Tx0n	Transmitter Non-Inverted Data Input	3	
C28	G40		GND	Ground	1	1
C29	C10X		Vcc	+3.3V Power supply	2	2
C30	C10Y		Vcc	+3.3V Power supply	2	2
D1	G41		GND	Ground	1	1
D2	D1X	CML-I	Tx15p	Transmitter Inverted Data Input	3	
D3	D1Y	CML-I	Tx15n	Transmitter Non-Inverted Data Input	3	
D4	G42		GND	Ground	1	1
D5	D2X	CML-I	Tx13p	Transmitter Inverted Data Input	3	
D6	D2Y	CML-I	Tx13n	Transmitter Non-Inverted Data Input	3	
D7	G43		GND	Ground	1	1
D8	D3X	CML-I	Tx11p	Transmitter Inverted Data Input	3	
D9	D3Y	CML-I	Tx11n	Transmitter Non-Inverted Data Input	3	
D10	G44		GND	Ground	1	1
D10 D11	D4X	CML-I	Tx9p	Transmitter Inverted Data Input	3	-
D11 D12	D4X D4Y	CML-I CML-I	Tx9p Tx9n	Transmitter Non-Inverted Data Input	3	
						1
D13	G45		GND	Ground	1	1
D14	D5X	LVTTL-O		Module Present	3	
D15	D5Y	LVTTL-O	Int2L	Interrupt for upper card	3	
D16	G46		GND	Ground	1	1
D17	D6X	CML-I	Tx7p	Transmitter Inverted Data Input	3	

D18	D6Y	CML-I	Tx7n	Transmitter Non-Inverted Data Input	3	
D19	G47		GND	Ground	1	1
D20	D7X	CML-I	Tx5p	Transmitter Inverted Data Input	3	
D21	D7Y	CML-I	Tx5n	Transmitter Non-Inverted Data Input	3	
D22	G48		GND	Ground	1	1
D23	D8X	CML-I	Тх3р	Transmitter Inverted Data Input	3	
D24	D8Y	CML-I	Tx3n	Transmitter Non-Inverted Data Input	3	
D25	G49		GND	Ground	1	1
D26	D9X	CML-I	Tx1p	Transmitter Inverted Data Input	3	
D27	D9Y	CML-I	Tx1n	Transmitter Non-Inverted Data Input	3	
D28	G50		GND	Ground	1	1
D29	D10X	LVTTL-I	Rst2L	Module Reset for upper card	3	
D30	D10Y		Vcc	+3.3V Power supply	2	2
	modul refer host Note concu Conne shown	e. All ar enced to board sig 2: Vcc ar rrently. ctor are in Figur	e common w this poten nal-common e the rece Requiremen listed in e 8. Vcc m	<pre>1 for signal and supply (power) common for ithin the CDFP module and all module volta tial unless otherwise noted. Connect these ground plane. iver and transmitter power supplies and sh ts defined for the host side of the Host E Table 5. Recommended host board power supp ay be internally connected within the CDFP nector pins are each rated for a maximum c</pre>	ges are directly all be app dge Card ly filteri Module in	olied .ng is n any





Figure 7: CDFP Host Card Style 1/Style 2



2 Figure 8: CDFP Host Card Style 3

3 4.1.1 Low Speed Electrical Hardware Pins

In addition to the two-wire serial interface the module has the following low speed pins for control and status:

```
7 Rst1L and Rst2L
8 ModPrsL
9 Int1L and Int2L
```

```
Revision 3.0
```

1 4.1.1.1Rst1L and Rst2L

The RstL pins must be pulled to Vcc in the CDFP module. A low level on anRstL pin for 2 longer than the minimum pulse length (t Reset init) initiates a complete module card 3 reset, returning all user module card settings to their default state. Module Reset 4 5 Assert Time (t init) starts on the rising edge after the low level on the RstL pin is released. During the execution of a reset (t init) the host shall disregard all status 6 7 bits until the module card indicates a completion of the reset interrupt. The module card indicates this by asserting "low" an IntL signal with the DataNotReady bit negated. Note 8 that on power up (including hot insertion) the module card should post this completion of 9 10 reset interrupt without requiring a reset.

12 4.1.1.2 ModPrsL

11

16

ModPrsL is pulled up to Vcc_Host on the host board and pulled down in the module. The ModPrsL is asserted "Low" when inserted and deasserted "High" when the module is physically absent from the host connector.

17 4.1.1.3Int1L and Int2L

18 IntL is an output pin. When "Low", it indicates a possible module card operational fault 19 or a status critical to the host system. The host identifies the source of the interrupt 20 using the two-wire serial interface. The IntL pin is an open collector output and must be 21 pulled to host supply voltage on the host board. The IntL pin is deasserted "High" after 22 completion of reset, when byte 2 bit 0 (DataNotReady) is read with a value of '0' and the 23 flag field is read (see Table 13 Section 7.3.3).

24 4.1.2 Low Speed Electrical Specification

Low speed signaling other than SCL and SDA is based on Low Voltage TTL (LVTTL) operating at Vcc. Vcc refers to the 3.3V supply pins of the module or to a separate host Vcc voltage. Hosts shall use a pull-up resistor connected to Vcc_host on each of the two-wire interface SCL (clock), SDA (data), and all low speed status outputs. The SCL and SDA is a hot plug interface.

31 Note 1-Timing diagrams for SCL and SDA are included in Sub clause7.2.2.

The CDFP low speed electrical specifications are given in Table 3. This specification ensures compatibility between host bus masters and the two-wire interface.

35 36

30

32

1 2

Table 3: Low Speed Control and Sense Signals

Jet How Speed Concret		-)			
Parameter	Symbol	Min	Max	Unit	Condition
SCL and SDA	VOL	0	0.4	V	<pre>IOL(max)=3.0mA</pre>
	VOH	Vcc-0.5	Vcc+0.3	V	
SCL and SDA	VIL	-0.3	Vcc*0.3	V	
	VIH	VCC*0.7	Vcc + 0.5	V	
Capacitance for SCL	Ci		14	pF	
and SDA I/O pin					
Total bus	Cb		100	pF	3.0 k Ohms Pullup
capacitive load for					resistor, max
SCL and SDA			200	pF	1.6 k Ohms pullup
					resistor max
Rst1L and Rst2L	VIL	-0.3	0.8	V	Iin <=125 uA for
					0V <vin,vcc< td=""></vin,vcc<>
	VIH	2	VCC+0.3	V	
ModPrsL, Int1L and	VOL	0	0.4	V	IOL=2.0mA
Int2L	VOH	VCC-0.5	VCC+0.3	V	

3

18

4 4.1.3 High Speed Electrical Specification

5 4.1.3.1 Rx(n) (p/n)

6 Rx(n)(p/n) are CDFP module receiver data outputs. Rx(n)(p/n) are AC-coupled 100 Ohm 7 differential lines that should be terminated with 100 Ohm differentially at the Host 8 ASIC(SerDes). The AC coupling is inside the CDFP module and not required on the Host 9 board. When properly terminated, the differential voltage swing shall be less than or 10 equal to the limit in the relevant standard. 11

12 Output squelch for loss of optical input signal, hereafter Rx Squelch, is required and 13 shall function as follows. In the event of the optical signal on any channel becoming 14 equal to or less than the level required to assert LOS, then the receiver data output for 15 that channel shall be squelched or disabled. In the squelched or disabled state output 16 impedance levels are maintained while the differential voltage swing shall be less than 17 50 mVpp.

In normal operation the default case has Rx Squelch active. Rx Squelch can be deactivated using Rx Squelch Disable through the two-wire serial interface. Rx Squelch Disable is an optional function. For specific details refer to Sub clause8.3.5 Control Fields.

23 4.1.3.2 Tx(n) (p/n)

Tx(n)(p/n) are CDFP module transmitter data inputs. They are AC-coupled 100 Ohm differential lines with 100 Ohm differential terminations inside the CDFP module. The AC coupling is inside the CDFP module and not required on the Host board. The input signal complies with the relevant standard at the module input.

Output squelch, hereafter Tx Squelch, for loss of input signal, hereafter Tx LOS, is an optional function. Where implemented it shall function as follows. In the event of the differential, peak-to-peak electrical signal on any channel becomes less than 50 mVpp, then the transmitter optical output for that channel shall be squelched or disabled and the associated TxLOS flag set.

Where squelched, the transmitter OMA shall be less than or equal to -26 dBm and when disabled the transmitter power shall be less than or equal to -30 dBm. For applications, e.g. Ethernet, where the transmitter off condition is defined in terms of average power, disabling the transmitter is recommended and for applications, e.g. InfiniBand, where the

1 transmitter off condition is defined in terms of OMA, squelching the transmitter is 2 recommended.

In module operation, where Tx Squelch is implemented, the default case has Tx Squelch cative. Tx Squelch can be deactivated using Tx Squelch Disable through the two-wire serial interface. Tx Squelch Disable is an optional function. For specific details refer to Subclause8.3.5 Control Fields.

8 4.2 CDFP Power Requirements

9 The two circuit cards in a CDFP module each have three designated power pins, labeled 10 Vcc. When the CDFP module is "hot plugged" into a connector with power already present, 11 the three pins have power applied concurrently. The module is responsible for limiting 12 the inrush current surge during a hot plug event. The host power supply is responsible 13 for supplying up to the maximum inrush current limits during a hot plug event without 14 causing disturbance to other modules and components on the same power supply. 15

16 4.2.1 CDFP Power Classes and Maximum Power Consumption

17 CDFP modules are categorized into several power classes as listed in Table 4. Power 18 classes apply to each of the two module circuit cards and are advertised in upper page 19 00h of the management interface, byte 129 (81h).

20

3

- 21
- 22 23

Table 4: CDFP Maximum Power Class


 4. CDFI Maximu		
Power Class	Maximum power dissipation per	Maximum total power
	module card (W)	dissipation per module (W)
1	3.0	6.0
2	4.0	8.0
3	5.0	10.0
4	6.0	12.0
5	>6.0 as defined in page 00, byte	>12.0 as defined in page
	145	00, byte 145

24 25

33

The specification of the host power supply filtering network is beyond the scope of this MSA, particularly because of the wide range of CDFP module power classes. An example power configuration is shown in Figure 9. Each module card power supply has a supply filter for the purpose of filtering out high frequency noise and ripple from host-tomodule. During a hot-plug event, the filter network limits any voltage drop on the host supply so that neighboring modules sharing the same supply stay within their specified supply voltage limits.


34 A host board together with the CDFP module(s) forms an integrated power system. The host 35 supplies stable power to the modules. Each module limits electrical noise coupled back 36 into the host system and limits inrush charge/current during hot plug insertion. All 37 specifications shall be met at the maximum power supply current. No power sequencing of 38 the power supply is required of the host system since the module sequences the contacts 39 in the order of ground, supply and signals during insertion. Any voltage drop across a 40 filter network on the host is counted against the host DC set point accuracy 41 specification.



2 3

4 4.2.2 CDFP Module Power Supply Requirements

5 In order to avoid exceeding the host system power capacity, upon hot-plug, power cycle or 6 reset, all CDFP modules shall power up in power class 1, designated as "Low Power Mode". 7 CDFP modules that are class 1 will be fully functional after initialization and remain in low power mode during system operation. All other CDFP modules will only reach fully 8 9 functional operation after the host system enables "High Power Mode". High power mode is 10 defined as the maximum power class as advertised in page 00, byte 129 and will only be enabled by the host if the host can supply sufficient power to the module. A host system 11 enables high power mode by writing a 1 to the Power Set control bit in byte 93 (5Dh), bit 12 1. A state transition diagram showing the two power states is shown in 10. 13 14



2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

CDFP modules operate from the host supplied voltage at the three power pins per module card. To protect the host and system operation, each CDFP module during hot plug and normal operation shall follow the requirements listed in Table 5and illustrated in Figure 11. The test configuration for measuring the supply current is a module compliance board (MCB) with reference power supply filters, similar to the circuit shown in SFF-8431, Appendix D and Figure 56. The CDFP MCB can have a single filter per module card or separate filters for each power pin on each module card, depending on the power class and module design. The current limits in Table 5 refer to the current supplied to each module card.

An example current waveform into a host filter, labeled I1 in Figure 9 is plotted in Figure 11. This figure also shows the timing of the initial module turn-on in low power mode, and the later transition to high power mode after the host system has enabled it via the two-wire interface.




Table 5: CDFP Module Power Supply Specificati	on				
Parameter	Symbol	Min	Nom	Мах	Unit
Host power supply voltages including ripple, droop and noise	Vcc_Host	3.135	3.3	3.465	V
below 100 kHz					
Host RMS noise output 10 Hz-10 MHz	e _{N_Host}			25	mV
Module RMS noise output 10 Hz - 10 MHz	e _{N_Mod}			15	mV
Module power supply noise tolerance 10 Hz-10 MHz	PSNR_Mod			66	mV (p-p)
Module inrush - instantaneous peak duration	T_ip	-	-	50	μs
Module inrush - Power initialization time	PT_init	-	-	500	ms
Power class 1 module card and lo	ow power mode	e for other n	nodules		
Power consumption	P_1	-	-	3.0	W
Instantaneous peak current at hot plug	lcc_ip_1	-	-	1200	mA
Sustained peak current at hot plug	lcc_sp_1	-	-	990	mA
Steady state current	lcc_1	-	-	865.8	mA
Power class	2 module card				
Power consumption	P_2	-	-	4.0	W
Instantaneous peak current at hot plug	Icc_ip_2	-	-	1600	mA
Sustained peak current at hot plug	lcc_sp_2	-	-	1320	mA
Steady state current	Icc_2	-	-	1154.4	mA
Power class	3 module card			1	
Power consumption	P_3	-	-	5.0	W
Instantaneous peak current at hot plug	Icc_ip_3	-	-	2000	mA
Sustained peak current at hot plug	Icc_sp_3	-	-	1650	mA
Steady state current	lcc_3	-	-	1443.0	mA
Power class	4 module card				
Power consumption	P_4	-	-	6.0	W
Instantaneous peak current at hot plug	Icc_ip_4	-	-	2400	mA
Sustained peak current at hot plug	lcc_sp_4	-	-	1980	mA
Steady state current	Icc_4	-	-	1731.6	mA
Power class	5 module card				
Power consumption	P_5	-	-	>6.0	W
Instantaneous peak current at hot plug	Icc_ip_5	-	-	>2400	mA
Sustained peak current at hot plug	Icc_sp_5	-	-	>1980	mA
Steady state current	lcc_5	-	-	>1731.6	mA

²

1

3 4.2.3 CDFP Host Board Power Supply Noise Output

4 The host shall generate an effective weighted integrated spectrum RMS noise less than the 5 value in Table 5 when tested by the methods of SFF-8431, section D.17.1. 6

7 4.2.4 CDFP Module Power Supply Noise Output

8 The CDFP module shall generate less than the value in Table 5 when tested by the methods 9 of SFF-8431, section D.17.2.

- 10
- 11
- 12

13 4.2.5 CDFP Module Power Supply Noise Tolerance

14 The CDFP module shall meet all requirements and remain fully operational in the presence 15 of a sinusoidal tolerance signal of amplitude given by Table 5, swept from 10 Hz to 10

1 MHz according to the methods of SFF-8431, section D.17.3. This emulates the worst case 2 noise output of the host.

3 4.3 ESD

Where ESD performance is not otherwise specified, e.g. in the InfiniBand specification, the CDFP module shall meet ESD requirements given in EN61000-4-2, criterion B test specification when installed in a properly grounded cage and chassis. The units are subjected to 15kV air discharges during operation and 8kV direct contact discharges to the case. The CDFP module and host high speed signal contacts shall withstand 1000 V electrostatic discharge based on Human Body Model per JEDEC JESD22-A114-B.

11 The CDFP module and all host contacts with exception of the module and host high speed 12 signal contacts shall withstand 2 kV electrostatic discharge based on Human Body Model 13 per JEDEC JESD22-A114-B.


14

10

1 5 Mechanical and Board Definition

2 5.1 Introduction

The modules defined in this clause are illustrated in Figures 12 and 13. All pluggable 3 4 modules and direct attach cable plugs must mate to the connector and cage design defined 5 in this specification. There are two module/cage designs defined as 'Style 1' and 'Style 2/Style 3'. Style 1 is a short body module (shown in Figure 12) and Style 2/Style 3 is a 6 longer body module (shown in Figure 13). Style 1, Style 2 and Style 3 modules/cages are 7 8 mechanically keyed. Therefore style 1, style 2 and style 3 modules/cages are not 9 intermateable. The CDFP optical interface shall meet the dimensional specifications of 10 the MPO16 per IEC 61754-7 interface 7-3. Other optical interface solutions such as MXC 11 are left to the discretion of the optical module supplier. The MPO16 adapter shall 12 optically mate with the plug on the optical fiber cabling. Heat sink/clip thermal designs 13 are application specific and not specifically defined by this specification; however a 14 general design is given as an example. 15



- 16 17 Figure 12: CDFP Style 1 direct attach module rendering
- 18 19




Figure 13: CDFP Style 2 and Style 3 direct attach module rendering

7 5.2 CDFP Datum's and Component Alignment

8 A listing of the datum's for the various components is contained in Table 6. The 9 alignments of some of the datum's are noted. The relationship of the Module, Cage, and 10 Connector relative to the Host Board and Bezel is illustrated in Figures 14 and 15 by the 11 location of the key datum's of each of the components. In order to reduce the complexity 12 of the drawings, all dimensions are considered centered unless otherwise specified.

13 14

1 2

3

1 2

Datum	Description
А	Host Board Top Surface
В	Inside surface of bezel
С	**Distance between Connector terminal thru holes on host be
D	*Hard stop on Module
E	**Width of Module
F	Height of Module housing
G	**Width of Module pc board
Н	Leading edge of signal contact pads on Module pc board
J	Top surface of Module pc board
K	*Host board thru hole #1 to accept connector guide post
L	*Host board thru hole #2 to accept connector guide post
М	**Width of bezel cut out
Ν	*Connector alignment pin
P	**Width of inside of cage at EMI gasket (when fully compres
R	Height of inside of cage at EMI gasket (when fully compress
S	Seating plane of cage on host board
Т	*Hard stop on cage
V	Length of heat sink clip
W	Seating surface of the heat sink on the cage
X & Y	Host board horizontal and depth datum's
Z	**Width of heat sink surface that fits into clip
AA	**Connector slot width
BB	Seating plane of cage on host board

Length of boss on heat sink that fits inside of the cage Top surface of connector back shell DD *Datum's D, K, L, N and T are aligned when assembled (see figures 14 and 15) **Centerlines of datum's AA, C, E, G, M, P and Z are aligned on the same vertical axis

CC





Figure 14: CDFP Style 1 Datum Alignment, Depth







1 2 Figure 15: CDFP Style 2 and Style 3 Datum Alignment, Depth

3 5.3 CDFP Module Mechanical Package Dimensions

A mechanical outline is used for all CDFP Modules and direct attach cables. The preferred method of removing the module from the cage assembly is by a pull tab type actuation method. The module shall provide a means to self-lock with the cage upon insertion. The package dimensions for the CDFP Module are defined in Figures 16, 19 and 23. The dimensions that control the size of the module that extends outside of the cage are listed as maximum dimensions in Figures 16, 19 and 23. Note: All dimensions are in mm.








Figure 17: View of module plug Style 1




Figure 18: Plug pin assignments Style 1 Module




Figure 19: Drawing of CDFP Style 2 Module






Figure 20: View of module plug Style 2







Figure 21: Plug pin assignments Style 2 Module



1 2 Figure 22: Latch Definition Style 1/Style 2/Style 3





Revision 3.0

5.3.1 Mating of CDFP Module PCB to CDFP Electrical Connector

The CDFP Module contains a printed circuit board that mates with the CDFP electrical connector. The pads are designed for a sequenced mating:

```
First mate - ground contacts
Second mate - power contacts
Third mate - signal contacts
```

The pattern layout for the CDFP Printed Circuit Board is shown in Figure 19.





Figure 26: Pattern Layout for CDFP Style 1/Style 2/Style 3 Printed Circuit Board

1 5.4 Host PCB Layout

A typical host board mechanical layout for attaching the CDFP Host Connector and Cage System is shown in Figure 27 and Figure 28. Location of the pattern on the host board is application specific. See Sub clause 5.6 for details on the location of the pattern relative to the bezel.
To achieve 25 GB/s performance pad dimensions and associated tolerances must be adhered to and attention paid to the host board layout.



1

-




Figure 28: CDFP Style 2 and Style 3 Host PCB Mechanical Layout

Revision 3.0

5.4.1 Insertion, Extraction and Retention Forces for CDFP Modules

2 3

1

4

5

The requirements for insertion forces, extraction forces and retention forces are specified in Table 7. The CDFP cage and module design combinations must ensure excessive force applied to a cable does not damage the CDFP cage or host connector. If any part is damaged by excessive force, it should be the cable or media module and not the cage or host connector which is part of the host system.

Table 7: Insertion, Extraction and Retention Forces

Measurement	Min	Max	Units	Comments
CDFP Module insertion	0	40	N	
CDFP Module extraction	0	30	N	
CDFP Module retention	90	N/A	Ν	No damage to module below 90N
Cage retention (Latch strength)	180	N/A	Ν	No damage to latch below 180N
Cage retention in Host Board	114	N/A	N	Force to be applied in a vertical direction, no damage to cage
Insertion / removal cycles, connector / cage	100	N/A	Cycles	Number of cycles for the connector and cage with multiple modules.
Insertion / removal cycles, CDFP Module	50	N/A	Cycles	Number of cycles for an individual module.

10

20

22

25

27

11 5.5 Bezel for Systems Using CDFP Modules

Host enclosures that use CDFP devices should provide appropriate clearances between the CDFP Modules to allow insertion and extraction without the use of special tools and a bezel enclosure with sufficient mechanical strength. The CDFP Module insertion slot should be clear of nearby moldings and covers that might block convenient access to the latching mechanisms, the CDFP Module, or the cables that plug directly into the cage.

18 The minimum recommended host board thickness for belly-to-belly mounting of the 19 assemblies is defined in 5.5.1.

21 The bezel thickness range shall be 0.8 mm to 2.6 mm.

23 5.5.1 Cage Assembly

24 The front surface of the cage assembly passes through the bezel.

26 The bezel surfaces must be conductive and connected to chassis ground.

The minimum recommended host board thickness for belly to belly mounting of the connector and cage assemblies is 2.2mm minimum.




Figure 31 shows the host connector in a Style 1 cage assembly. Figure 32 shows the host connector in a Style 2 cage assembly. Figure 33 shows the host connector in a Style 3 cage assembly.






Figure 31: CDFP Style 1 Host Electrical Connector and Cage Illustration



5

Figure 32: CDFP Style 2 Host Electrical Connector and Cage Illustration




1

2 Figure 33: CDFP Style 3 Host Electrical Connector and Cage Illustration

3 5.7 CDFP Host Electrical Connector

The CDFP host electrical connector is a 120-contact, right angle press-fit connector. The mechanical specifications for the connector are listed in Table 6 and shown in Figure A. Note: The connector shown is identical for Style 1, Style 2 and Style 3.






2 3 Figure 34: CDFP 4 5

6 5.8 Individual CDFP Cage Assembly Versions

7 There are three Styles for cage assemblies: Style 1 uses a gasket ring for EMI 8 suppression. Style 2 and Style 3 use spring fingers for EMI suppression. An exploded view 9 of the Style 1 cage assembly is shown in Figure 35. An exploded view of the Style 2 cage 10 assembly is shown in Figure 36 and an exploded view of the Style 3 cage assembly is shown 11 in Figure 37. Style 1 cages are mechanically keyed to only accept Style 1 modules. Style 12 2 cages are mechanically keyed to only accept Style 2 modules. Style 3 cages are 13 mechanically keyed to only accept Style 3 modules.



3 | 4 Figure 35: Style 1 Cage and Optional Heat Sink Design (exploded view)






Figure 36: Style 2 Cage and Optional Heat Sink Design (exploded view)



6


Figure 37: Style 3 Cage and Optional Heat Sink Design (exploded view)


The detailed drawings for the Style 1, Style 2 and Style 3 cage assemblies are shown in Figures 38, 39 and 40.



COLF CON IDENTIAL

Figure 38: Style 1 1-by-1 Cage Design







2 Figure 40: Style 3 1-by-1 Cage Design


3 5.8.1 CDFP Heat Sink Clip Dimensions

4 The heat sink clip and attachment points defined in Figures 41-44 are for reference only. 5 The design of the heat sink clip, heat sink and their attachment features on the 6 connector/cage assembly are vendor specific and not defined in this document. When 7 fastened to the cage, the clip will provide a minimum force of 5 Newtons at the interface 8 of the heat sink and CDFP Module. The clip is designed to permit a heat sink to be 9 fastened into the clip then assembled to the cage and to expand slightly during module 10 insertion in order to maintain a contact force between the module and heat sink.


Revision 3.0








Revision 3.0





1 2

Figure 44: CDFP Style 2 and Style 3 heat sink clip


3 5.8.2 Light Pipes


4 The use of light pipes to indicate status of the module is application specific and not 5 defined in this document.


1 5.9 Thermal interface

2 To provide optimal thermal management performance of the CDFP module/AOC, the portion of the module housing that is in contact with the heat sink should have mechanical 3 properties that allow maximum thermal transfer. Figures 45thru 48 provide the mechanical 4 flatness and roughness that is required on the CDFP modules and the specific regions of 5 the module where these mechanical specifications apply. Note that the roughness 6 7 specification applies to new modules since application of the module into the connector and heat sink can cause scratches, which although they are considered cosmetic to 8 performance, could change the roughness measurement. 9









1 5.10 Dust / EMI Cover

In order to prevent contamination of the internal components and to optimize EMI performance, it is recommended that a Dust/EMI Cover be inserted into the cage assembly when no module is present. During installation, the front flange on the cover shall be seated against the front surface of the bezel to prevent dust from entering the equipment. The conductivity of the materials should be chosen for the Dust/EMI Cover to block EMI emissions.

9 5.11 Optical Interface

8

The CDFP optical interface port shall be either a male MPO16 connector as specified in 10 IEC 61754-7 (see Figures 49, 50 and 51) or a dual LC as specified in IEC 61754-20. Other 11 optical interfaces are left to the discretion of the module vendor. 12 For Style 1 and Style 2 the eight fiber positions on the upper right as shown in Figure 13 49, with the key up, are used for the optical transmit signals (Channel 0 through 7). The 14 15 fiber positions on the lower right are used for the optical receive signals (Channel 0 through 7). The eight fiber positions on the lower left are used for the optical transmit 16 17 signals (Channel 8 through 15). The fiber positions on the upper left are used for the optical receive signals (Channel 8 through 15). Note: Two alignment pins are present. 18 19 For Style 3 the sixteen fiber positions in the upper row as shown in Figure 50 with the 20 key up are used for the optical transmit signals. (Channel 0 through 15). The fiber positions in the lower row as shown in Figure 50 are used for the optical receive signals 21 22 (Channels 0-15). Note: Two alignment pins are present.






Figure 49: CDFP Style 1/Style 2 Optical Receptacle and Channel Orientation for MPO16 and

Revision 3.0

MXC connector



MXC




1 2 3

3 Figure 50: CDFP Style 3 Optical Receptacle and Channel Orientation for MPO16 and MXC 4 connector

5

6 MPO16 Optical Cable connection

Aligned key (Type B) MPO16 patch cords should be used to ensure alignment of the signals between the modules. The aligned key patch cord is defined in TIA-568 and shown in Figure 51. The optical connector is orientated such that the keying feature of the MPO16 receptacle is on the top.



1 2 Figure 51: CDFP MPO16 Cable Plug 3

4 Dual LC Optical Cable connection

5 The Dual LC optical cable patch cord is defined in TIA/EIA-604-10A.

8 6 Environmental and Thermal

9 6.1 Thermal Requirements

10 The CDFP module shall operate within one or more of the case temperatures ranges defined 11 in Table 8. The temperature ranges are applicable between 60m below sea level and 1800m 12 above sea level, (Ref. NEBS GR-63) utilizing the host systems designed airflow. 13

14 15

7

Table 8: Temperature Range Class of operation

Class	Case Temperature Range
Standard	0 through 70C
Extended	-5 through 85C
Industrial	-40 through 85C

16

17 CDFP is designed to allow for up to 13 adjacent modules, in a standard 19 in. rack, with 18 the appropriate thermal design for cooling/airflow. (Ref. NEBS GR-63)

1 7 CDFP Style 1/Style 2 Management Interface

2 7.1 Introduction

A management interface, as already commonly used in other form factors like GBIC, SFP, and XFP, is specified in order to enable flexible use of the module by the user. The specification has been changed in order to adopt the use of a multi-channel module. Some timing requirements are critical especially for a multi-channel device, so the interface speed has been increased. This CDFP specification is based on the SFF-8636 specification however it is not backward compatible. Address 128 Page00 is used to indicate the use of the CDFP memory map rather than the QSFP memory map.


10 7.2 Timing Specification

11 7.2.1 Introduction

Low speed signaling is based on Low Voltage CMOS (LVCMOS) operating at Vcc. Hosts shall use a pull-up resistor connected to a Vcc_host on the two-wire interface SCL (clock) and SDA (Data) signals. Detailed electrical specification is given in Sub clause 4.1.2. Nomenclature for all registers more than 1 bit long is MSB-LSB.

17 7.2.2 Management Interface Timing Specification

In order to support a multi-channel device a higher clock rate for the serial interface is considered. The timing requirements are shown in Figure 43 and specified in Table 8. CDFP is positioned to leverage two-wire timing (Fast Mode devices) to align the use of related cores on host ASICs. This sub clause closely follows the XFP MSA specification.



22 23

Figure 52: CDFP Timing Diagram

24 25

The two-wire serial interface address of the CDFPlower card is (B2h). The two-wire serial interface address of the CDFP upper card is (BAh).

28

29 7.2.3 Serial Interface Protocol

30 The module card asserts LOW for clock stretch on SCL.

7.2.3.1 Management Timing Parameters

The timing parameters for the two-wire interface to the CDFP module are shown in Table 8.

3 4 5

1 2

Table 9: Management Interface timing parameters

5. Managemente interiace timing parameters					
Parameter	Symbol	Min	Max	Unit	Conditions
Clock Frequency	fSCL	0	400	kHz	
Clock Pulse Width Low	tLOW	1.3		us	
Clock Pulse Width High	tHIGH	0.6		us	
Time bus free before new transmission can start	tBUF	20		us	Between STOP and START and between ACK and ReStart
START Hold Time	tHD.SDA	0.6		us	
START Set-up Time	tsu.sda	0.6		us	
Data In Hold Time	thD.DAT	0		us	
Data in Set-up Time	tSU.DAT	0.1		us	
Input Rise Time (400kHz)	tR.400		300	ns	From (VIL,MAX-0.15) to (VIH, MIN +0.15)
Input Fall Time (400kHz)	tF.400		300	ns	From (VIH,MIN + 0.15) to (VIL,MAX - 0.15)
STOP Set-up Time	tSU.STO	0.6		us	

6 7

11 12

13

8 7.3 Memory Interaction Specifications

9 CDFP memory transaction timings are given in Table 9. Single byte writable memory blocks 10 are given in Table 10. Multiple byte writable memory blocks are defined in Table 11.

Table 10: CDFP Memory Specification

14	Parameter	Symbol	Min	Max	Unit	Conditions
15 16 17	Serial Interface Clock Hold off "Clock Stretching"	T_clock_hold		500	us	Maximum time the CDFP Module card may hold the SCL line low before
18 19						continuing with a read or write operation
20 21 22	Complete Single or Sequential Write	tWR		40	ms	Complete (up to) 4 Byte Write
23 24 25	Endurance (Write Cycles)		50K		cycles	70 ° C

25 26 27

Table 11: Single Byte Writable Memory Block

Address	Volatile or	Description
	Nonvolatile	
86	Volatile	Control register
87	Volatile	Rx Rate select
		register
88	Volatile	Tx Rate select
		register
127	Volatile	Page Select Byte

1 2

Table 12: Multiple Byte Writable Memory Block

· narcipie byce arreable nemery brook					
Address	#	Volatile/NonVolatile	Description		
	Bytes				
89-92	4	Volatile	Application select per channel		
100-106	7	Volatile	Module Mask		
119-122	4	Volatile	Password Change Entry Area		
			(Optional)		
123-126	4	Volatile	Password Entry Area (Optional)		
128-255	128	Non-Volatile	User Writable memory - Page 02h		
225-241	16	Volatile	Vendor Specific Channel Controls-		
			Page 03h		
242-253	12	Volatile	Channel Monitor Masks - Page 03h		

3

4 7.3.1 Timing for Soft Control and Status Functions

5 Timing for CDFP soft control and status functions are described in Table 13.

1 2

Table 13: Timing for CDFP soft control and status functions

Initialization timet_init2000 msTime from power of', hot plug or rising edg of reset until the module card is fully functional' This time does not apply to non- Power level 0 modules in Low Power StateReset Init Assert Timet_reset_init2ussA Reset is generated by a low level longer than the minimum reset pulse time present or the ResetL pinSerial Bus Hardware Ready Timet_serial2000msTime from power on' until module card responds to data transmission over the two- wire serial busMonitor Data Ready Timet_data2000msTime from power on' to DataNotReady, (bit 0 of Byte 2), deasserted and IntL assertedMonitor Data Ready Timet_reset2000msTime from clear on read' operation all associated flag until Vout:IntL=VolIntL Assert Timeton_IntL200msTime from from clear on read' operation of associated flag until Vout:IntL=Vol. This includes deassert times for Rx LOS bit set (value = 1b) and IntL asserted.Rx IOS Assert Timeton_Txfault200msTime from Tw Fault state to Tx Fault bit set (value=1b) and IntL asserted.Time Timeton_Task100msTime from mask bit st (value=1b) 'until associated IntL asserted.Mask Assert Timeton_mask100msTime from mask bit cleared (value=0b)' until associated IntL asserted in associated intL operation reaches Power creciver bandwidth is in conformance with appropriate specificationPower_override ton_maskton_Pdown100msTime from P_Down bit set (value= 0b)' until assoc			1	1	status functions
Initializationof reset until the module card is fully functional' This time does not apply to non- Power level 0 modules in Low Power StateReset Initt_reset_init2usA Reset is generated by a low level longer than the minimum reset pulse time present or the Reset L pinSerial Bust_serial2000msTime from power on' until module card responds to data transmission over the two- wire serial busMonitor Datat_data2000msTime from power on' to DatANOTReady, (bit 0 of Byte 2), deaserted and IntL assertedTimet_reset2000msTime from or resond' co DatANOTReady, (bit 0 of Byte 2), deaserted and IntL assertedTimeton_IntL200msTime from or resond' operation of associated flag until Yout:IntL=Voh. This includes deasert times for Rx LOS, Tx Fault and other flag bits.Rx LOS Assertton_Ios100msTime from ocurrence of condition triggering flag to associated flag until Yout:IntL=Voh. This associated flag bits.Rx LOS Assertton_Inask100msTime from ocurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Timeton_flag200msTime from mask bit cleared (value=0)^1 until associated flag bit set (value=1b) and IntL asserted.Mask Assertton_mask100msTime from cancence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Power_overrideton_flag200msTime from mask bit cleared (value=0)^1 until associated flag berion resumesPower_ove	Parameter	Symbol	Max	Unit	Conditions
time Functional ³ This time does not apply to non. Power level 0 modules in Low Power State Reset Init Assert Time t_reset_init 2 us A Reset is generated by a low level longer than the minimum reset pulse time present or the Reset I pin Serial Bus Hardware Ready Time t_serial 2000 ms Time from power on ² not DataNotReady, (bit 0 of Byte 2), deasserted and IntL asserted Monitor Data Ready Time t_data 2000 ms Time from power on ² to DataNotReady, (bit 0 of Byte 2), deasserted and IntL asserted Monitor Data Time t_responds to data transmission over the two- wire serial bus mine from power on ² to DataNotReady, (bit 0 of Byte 2), deasserted and IntL asserted Monitor Data Time t_responds ms Time from rower on condition triggering IntL hassert IntL Assert Time ton_IntL 2000 ms Time from Ra LOS State to Rx LOS to State to responds Rx LOS Assert Time ton_Txfault 200 ms Time from Tau State to Tx Fault bit set (value=1b) and IntL asserted. Time ton_Txfault 200 ms Time from mask bit set (value=1b) 'until and other flag bits set (value=1b) 'until and IntL asserted. Mask Assert ton_mask Time from mask bit set (value=1b) 'until module ca		t_init	2000	ms	
Reset Init Reset Init Assert Timet_reset_init i2us a Reset is generated by a low level longer than the minimum reset pulse time present or the ResetL pinSerial Bus Hardware Ready Timet_serial2000 msmsTime from power on² until module card responds to data transmission over the two- wire serial busMonitor Data Reset Assertt_data2000 msmsTime from power on² to DataNotReady, (bit 0 of Byte 2), deasserted and IntL asserted of Byte 2), deasserted and IntL assertedTimetraset200msTime from rising edge on the RstL pln until the module card is fully functional²Timeton_IntL200msTime from clear on read³ operation of associated flag until Vout:IntL=Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.Rx LOS Assertton_Ios100msTime from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted.Timeton_flag200msTime from mask bit set (value=1b) and IntL asserted.Mask Assertton_flag200msTime from mask bit set (value=1b) and IntL asserted.Mask Assertton_flag100msTime from change of state of Application or Rate SelectTimeton_flag100msTime from change of state of Application or Rate SelectMask Assertton_flag associated IntL assertedmask bit cleared (value=0)^1 until associated IntL assertion is inhibited associated IntL assertion is fully functional³Dever overrideton_Fdown100msTime from Change	Initialization				of reset until the module card is fully
Reset Init Assert Timet_reset_init t2us t and the minimum reset pulse time present or the ResetL pin responds to data transmission over the two- wire serial busSerial Eus Hardware Ready Timet_serial2000 msTime from power on² to DataNotReady, (bit 0 of Byte 2), deasserted and IntL asserted of Byte 2), deasserted and IntL assertedMonitor Data Ready Timet_data2000 msTime from power on² to DataNotReady, (bit 0 of Byte 2), deasserted and IntL assertedMinet_reset2000 msTime from rising edge on the RetL pin until the module card is fully functional²IntL Assert Timeton_IntL200 msTime from clear on read² operation of associated flag until Vout:IntL=Vol IntL until Vout:IntL=VolRx LOS Assert Timeton_Txfault200 msTime from Rx LOS state to Rx LOS bit set (value=1b) and IntL asserted.Rx LOS Assert Timeton_flag200 msTime from clear or read² operation of associated flag bit set (value=1b) and IntL asserted.Rx LOS Assert Timeton_flag200 msTime from courrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Mask Assert Timeton_flag200 msTime from mask bit cleared (value=0b)' until associated IntL assertion resumes Application or Rate Select Change TimeTime from PDown bit cleared (value=0b)' until associated IntL assertion module card power consumption reaches Power Level 1Power_override to rower_set Dever_override to rower_set100 msmsTime from PDown bit cleared (value=	time				functional ³ This time does not apply to non-
Reset Init Assert Timet_reset_init t2us t and the minimum reset pulse time present or the ResetL pin responds to data transmission over the two- wire serial busSerial Eus Hardware Ready Timet_serial2000 msTime from power on² to DataNotReady, (bit 0 of Byte 2), deasserted and IntL asserted of Byte 2), deasserted and IntL assertedMonitor Data Ready Timet_data2000 msTime from power on² to DataNotReady, (bit 0 of Byte 2), deasserted and IntL assertedMinet_reset2000 msTime from rising edge on the RetL pin until the module card is fully functional²IntL Assert Timeton_IntL200 msTime from clear on read² operation of associated flag until Vout:IntL=Vol IntL until Vout:IntL=VolRx LOS Assert Timeton_Txfault200 msTime from Rx LOS state to Rx LOS bit set (value=1b) and IntL asserted.Rx LOS Assert Timeton_flag200 msTime from clear or read² operation of associated flag bit set (value=1b) and IntL asserted.Rx LOS Assert Timeton_flag200 msTime from courrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Mask Assert Timeton_flag200 msTime from mask bit cleared (value=0b)' until associated IntL assertion resumes Application or Rate Select Change TimeTime from PDown bit cleared (value=0b)' until associated IntL assertion module card power consumption reaches Power Level 1Power_override to rower_set Dever_override to rower_set100 msmsTime from PDown bit cleared (value=					
Assert Time Iserial 2000 ms Time from power on ² until module card responds to data transmission over the two-wire serial bus Monitor Data t_data 2000 ms Time from power on ² to DataNotReady, (bit 0 Ready Time t_reset 2000 ms Time from power on ² to DataNotReady, (bit 0 Reset Assert t_reset 2000 ms Time from rower on to BataNotReady, (bit 0 Time to IntL assert ton_IntL 200 ms Time from crurence of condition triggering includes deassert Time IntL Assert ton_IntL 200 ms Time from the two-reset of the two	Reset Init	t reset init	2	115	
Serial Bus Hardware Ready Timet_serial2000msTime from power on² until module card responds to data transmission over the two- wire serial busMonitor Data Ready Timet_data2000msTime from power on² to DataNotReady, (bit 0 of Byte 2), deasserted and IntL assertedReset Assert Timet_reset2000msTime from rising edge on the RSL pin until the module card is fully functional³IntL Assert Timeton_IntL200msTime from occurrence of condition triggering includes deassert times for Rx LOS, TX Fault and other flag bits.Rx LOS Assert Timeton_los100msTime from Tx Fault state to Tx Fault bit set (value = lb) and IntL asserted.Rx LOS Assert Timeton_flag200msTime from cocurrence of condition triggering includes deassert times for Rx LOS bit set (value = lb) and IntL asserted.Find Timeton_mask100msTime from Tx Fault state to Tx Fault bit set (value=lb) and IntL asserted.Find Assert Timeton_flag200msTime from mask bit set (value=lb) until associated flag bit set (value=lb) and IntL asserted.Mask Assert Timeton_mask100msTime from mask bit cleared (value=0b) until associated IntL assertionMask Deassert Timeton_Pdown100msTime from Plown bit set (value=1b) until associated IntL asserted.Mask Assert Timeton_mask100msTime from Plown bit set (value=0b) until associated IntL assertedMask Deassert Timeton_Pdown100 <td></td> <td></td> <td>2</td> <td>us</td> <td></td>			2	us	
Serial Bus Hardware Ready Timet_serial2000msTime from power on² until module card responds to data transmission over the two- wire serial busMonitor Data Ready Timet_data2000msTime from power on² until module card usersetla busMonitor Data Ready Timet_data2000msTime from power on² until module card of Byte 2), deasserted and IntL asserted Reset AssertReset Assert Timet_reset2000msTime from rising edge on the RstL pin until the module card is fully functional³ IntL basertIntL Deassert Timeton_IntL200msTime from clear on read³ operation of associated flag until Vout:IntL=Vol. This includes deassert times for Rx LOS, Tx Fault and other flag bits.Rx LOS Assert Timeton_Txfault200msTime from Rx LOS state to Rx LOS bit set (value=1b) and IntL asserted.Timeton_Txfault200msTime from courrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Mask Assert Timeton_flag200msTime from mask bit set (value=0)^1 until associated IntL assertion is inhibitedMask Deassert Timeton_Pdown100msTime from change of state of Application or Rate Select Lon_PdownChange Timeton_Pdown100msTime from P_Down bit set (value = 1b)^1 until appropriate specificationPower override or Power_set Assert Timeton_Pdown300msNote 1.Measured from falling clock edge after stop bit of write transaction until the	ASSELC IIIIIE				
Hardware Ready Timeresponds to data transmission over the two- wire serial busMonitor Data Ready Timet_data2000msTime from power on² to DataNotReady, (bit 0 of Byte 2), deasserted and IntL assertedReset Assertt_reset2000msTime from rising edge on the Rst Lpin until the module card is fully functional³IntL Assertton_IntL200msTime from rising edge on the Rst Lpin until the module card is fully functional³IntL Deassertton_IntL500usTime from clear on read operation of associated flag until Vout:IntL=Vol. This includes deassert times for Rx LOS, Tx Fault and other flag bits.Rx LOS Assertton_Intfault200msTime from Tx LOS state to Rx LOS bit set (value=1b) and IntL asserted.Timeton_Txfault200msTime from courrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Mask Assertton_flag200msTime from mask bit set (value=1b) intil associated IntL assertion is inhibitedMask Deasserttof_mask100msTime from mask bit set (value=0b) intil associated IntL assertionMask Deasserttof_mask100msTime from Plown bit cleared (value=0b) intil associated IntL assertionTimeton_Pdown100msTime from Plown bit set (value = lb) intil module card power consumption reaches Power receiver bandwidth is in conformance with appropriate specificationPower_override tor Power_set Dever_override tor Power on is defined as the instant when supply voltages reach and rem					
Time wire serial bus Monitor Data Ready Time t_data 2000 ms Time from power on ² to DataNotReady, (bit 0 of Byte 2), deasserted and IntL asserted Reset Assert t_reset 2000 ms Time from rising edge on the RstL pin until the module card is fully functional ³ IntL Assert ton_IntL 200 ms Time from occurrence of condition triggering IntL Deassert Time toff_IntL 500 us Time from Rs LOS tate to Rx LOS, Tx Fault and other flag bits. Rx LOS Assert ton_Txfault 100 ms Time from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted. Time ton_flag 200 ms Time from mask bit set (value=1b) and IntL asserted. Mask Assert ton_flag 200 ms Time from mask bit set (value=0b) ¹ until associated IntL assertion is inhibited Mask Deassert toff_mask 100 ms Time from change of state of Application or Rate Select Time from Trom ask bit set (value=0b) ¹ until associated IntL operation resumes Application or Rate Select ton_Fdown 100 ms Time from P_Down bit set (value = 1b) ¹ until module card power consumption reaches Fower Level 1		t_serial	2000	ms	
Monitor Datat_data2000msTime from power on² to DataNotReady, (bit 0 of Byte 2), deasserted and IntL asserted of Byte 2), deasserted and IntL asserted ime from rising edge on the RSL pin until the module card is fully functional³Timeton_IntL200msTime from occurrence of condition triggering includes deassert times for Rs LOS, Tx Fault and other flag bits.Timeton_los100msTime from Rx LOS state to Rx LOS bit set (value = lb) and IntL asserted.Timeton_flag200msTime from occurrence of condition triggering and other flag bits.Timeton_flag200msTime from Rx LOS state to Rx LOS bit set (value=lb) and IntL asserted.Timeton_flag200msTime from mask bit set (value=lb) and IntL asserted.Mask Assertton_flag100msTime from mask bit set (value=lb) and IntL asserted.Mask Assertton_flag100msTime from mask bit set (value=lb)^1 until associated IntL assertion is inhibited massociated IntL assertion is inhibitedMask Assertton_mask100msTime from change of state of Application or receiver bandwidth is in conformance with appropriate specificationPower_override tor power set Deassert Timeton_Pdown100msTime from P_Down bit set (value = 0b)^1 until the module card is fully functional³Power_override tor power set Deassert Timeton_Pdown300msTime from P_Down bit cleared (value = 0b)^1 until module card is fully functional³Power_override tor power set Dea	Hardware Ready				
Ready Time - of Byte 2), deasserted and IntL asserted Reset Assert t_reset 2000 ms Time from rising edge on the RstL pin until Time 1ntL Assert ton_IntL 200 ms Time from occurrence of condition triggering Time 1ntL Deassert toff_IntL 500 us Time from clear on read ⁴ operation of associated flag until Vout:Intl=Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits. Rx LOS Assert ton_Txfault 200 ms Time from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted. Tx Fault Assert ton_Txfault 200 ms Time from mask bit set (value=1b) and IntL asserted. Time ton_mask 100 ms Time from ccurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted. Time ton_mask 100 ms Time from mask bit set (value=0b) ¹ until associated IntL asserted. Mask Assert ton_mask 100 ms Time from change of state of Application or Rate Select Mask Deassert toff_mask 100 ms Time from change of state of Application or receiver bandwidth is in conformance with appropriate specification Power override ton_Pdown	Time				wire serial bus
Ready Time - of Byte 2), deasserted and IntL asserted Reset Assert t_reset 2000 ms Time from rising edge on the RstL pin until Time 1ntL Assert ton_IntL 200 ms Time from occurrence of condition triggering Time 1ntL Deassert toff_IntL 500 us Time from clear on read ⁴ operation of associated flag until Vout:Intl=Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits. Rx LOS Assert ton_Txfault 200 ms Time from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted. Tx Fault Assert ton_Txfault 200 ms Time from mask bit set (value=1b) and IntL asserted. Time ton_mask 100 ms Time from ccurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted. Time ton_mask 100 ms Time from mask bit set (value=0b) ¹ until associated IntL asserted. Mask Assert ton_mask 100 ms Time from change of state of Application or Rate Select Mask Deassert toff_mask 100 ms Time from change of state of Application or receiver bandwidth is in conformance with appropriate specification Power override ton_Pdown	Monitor Data	t data	2000	ms	Time from power on ² to DataNotReady, (bit 0
Reset Assertt_reset2000msTime from rising edge on the RstL pin until the module card is fully functional3Timeton_IntL200msTime from occurrence of condition triggering IntL until Vout:IntL=VolIntL Deasserttoff_IntL500usTime from clear on read³ operation of associated flag until Vout:IntL=Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.Rx LOS Assertton_los100msTime from Rx LOS state to Rx LOS bit set (value = lb) and IntL asserted.Tx Fault Assertton_Txfault200msTime from courence of condition triggering flag to associated flag bit set (value=lb) and IntL asserted.Mask Assertton_flag200msTime from mask bit set (value=lb) and IntL asserted.Mask Assertton_mask100msTime from mask bit set (value=lb) and IntL asserted.Mask Assertton_mask100msTime from mask bit cleared (value=0b) and IntL asserted.Application or Rate Selectt_ratesel100msTime from Plown bit set (value=1b) autil transmitter or receiver bandwidth is in conformance with appropriate specificationPower_override or Power_set Assert Timetoff_Pdown300msTime from Plown bit set (value = 0b)^1 until the module card is fully functional3Note 1.Measured from falling clock edgeafter stop bit of write transaction n Time from Plown bit cleared (value = 0b)^1 until the module card is fully functional3Note 2.Power on is defined as the instant when supply voltages reach and remai	Ready Time	_			
TimeIntthe module card is fully functional3IntL Assertton_IntL200msTime from occurrence of condition triggering IntL until Vout:IntL=VolIntL Deasserttoff_IntL500usTime from clear on read4 operation of associated flag until Vout:IntL=Voh. This includes deassert times for Rx LOS, TX Fault and other flag bits.Rx LOS Assertton_Intfault200msTime from Rx LOS state to Rx LOS bit set (value=1b) and IntL asserted.Tx Fault Assertton_Txfault200msTime from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted.Time100msTime from cocurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Mask Assertton_flag200msTime from mask bit set (value=1b) and IntL asserted.Mask Deasserttoff_mask100msTime from mask bit set (value=0b)1 until associated IntL assertion is inhibitedMask Deasserttoff_mask100msTime from change of state of Application or Rate SelectRate Selectton_Pdown100msTime from P_Down bit set (value = 1b)1 until module card power consumption reaches Power Level 1Power_override or Power_settoff_Fdown300msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Note 1.Measured from falling clock edge after stop bit of write transaction Note 2.Note as the instant when supply voltages reach and remain at c above the minimum level specification as until the module card is precipication		t reset	2000	ms	
IntL Assertton_IntL200msTime from occurrence of condition triggering IntL until Vout:IntL=VolIntL Deasserttoff_IntL500usTime from clear on read ³ operation of associated flag until Vout:IntL=Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.Rx LOS Assertton_los100msTime from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted.Timeton_Txfault200msTime from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted.Flag Assertton_flag200msTime from mask bit set (value=1b) and IntL asserted.Mask Assertton_mask100msTime from mask bit set (value=1b) associated flag bit set (value=1b) and IntL asserted.Mask Deasserttof_mask100msTime from mask bit set (value=0b) ¹ until associated IntL operation resumesApplication or Rate Selectton_Pdown100msTime from Pown bit set (value=0b) ¹ until appropriate specificationPower_override or Power_set Assert Timetoff_Pdown300msTime from P_Down bit set (value = 0b) ¹ until the module card power consumption reaches Power until the module card is fully functional ³ Note 1.Measured from falling clock edge after stop Dit of write transaction above the minimum level specified in Table 4Note 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.The module associated and electrical specifications.		- <u>-</u>	2000	1110	
TimeIntL until Vout:IntL=VolIntL Deasserttoff_IntL500usTime from clear on read operation of associated flag until Vout:IntL=Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.Rx LOS Assertton_los100msTime from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted.Timeton_flag200msTime from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted.Timeton_flag200msTime from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Mask Assertton_flag100msTime from mask bit set (value=1b)^1 until associated IntL assertion is inhibited mask bit set (value=0b)^1 until associated IntL cleared (value=0b)^1 until associated IntL cleared (value=0b)^1 until associated IntL cleared (value=0b)^1 until meApplication or Rate Selectton_Pdown100msTime from change of state of Application or Rate Select bit until transmitter or receiver bandwidth is in conformance with appropriate specificationPower_override or Power_settoff_Pdown300msTime from P_Down bit cleared (value = 0b)^1 until the module card is fully functional^3Deassert Timetoff_Pdown300msTime from P_Down bit cleared (value = 0b)^1 until the module card is fully functional^3Note 1.Measured from falling clock edge after stop bit of write transaction note 2. Power on is defined as the instant when supply voltages reach and remain at c above the minimum level specified in Table 4Note 3.Fully functional is defi		to a Tab	200		
IntL Deassert Timetoff_IntL500usTime from clear on read ⁴ operation of associated flag until Vout:IntL=Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.Rx LOS Assertton_los100msTime from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted.Tx Fault Assertton_Txfault200msTime from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted.Flag Assertton_flag200msTime from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Mask Assertton_mask100msTime from mask bit set (value=1b)^1 until associated IntL assertion is inhibited massociated IntL operation resumesMask Deasserttoff_mask100msTime from mask bit cleared (value=0b)^1 until associated IntL operation resumesApplication or Rate Selectton_Pdown100msTime from P_Down bit set (value = 1b)^1 until module card power consumption reaches Power Level 1Power_override or Power_set Assert Timetoff_Pdown300msTime from P_Down bit cleared (value = 0b)^1 until the module card is fully functional³Note 1.Measured from falling clock edge after stop bit of write transaction Note 2.Power on is defined as the instant when supply voltages reach and remain at c above the minimum level specified in Table 4Note 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.The module should also meet optical and electrical specifications.		LOU TULT	200	ms	
TimeImage: Constraint of the second seco	-				
Rx LOS Assertton_los100msTime from Rx LOS state to Rx LOS, Tx Fault and other flag bits.Time100msTime from Rx LOS state to Rx LOS bit set (value = lb) and IntL asserted.Tx Fault Assertton_Txfault200msTime from Tx Fault state to Tx Fault bit set (value=lb) and IntL asserted.Flag Assertton_flag200msTime from occurrence of condition triggering flag to associated flag bit set (value=lb) and IntL asserted.Mask Assertton_mask100msTime from mask bit set (value=lb)^1 until associated IntL assertion is inhibitedMask Deasserttoff_mask100msTime from change of state of Application or Rate SelectApplication or Rate Selectton_Pdown100msTime from PDown bit set (value = lb)^1 until appropriate specificationPower_override or Power_setton_Pdown100msTime from PDown bit cleared (value = 0b)^1 until module card power consumption reaches Power Level 1Power_override or Power_settoff_Pdown300msTime from PDown bit cleared (value = 0b)^1 until the module card is fully functional³Note 1.Measured from falling clock edge after stop bit of write transaction note 2.Power on is defined as the instant when supply voltages reach and remain at c above the minimum level specified in Table 4Note 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.Table 4	IntL Deassert	toff_IntL	500	us	
Rx LOS Assertton_los100msTime from Rx LOS state to Rx LOS bit set (value = lb) and IntL asserted.Tx Fault Assertton_Txfault200msTime from Tx Fault state to Tx Fault bit set (value=lb) and IntL asserted.Flag Assertton_flag200msTime from occurrence of condition triggering flag to associated flag bit set (value=lb) and IntL asserted.Mask Assertton_mask100msTime from mask bit set (value=lb)^1 until associated IntL assertion is inhibitedMask Deasserttof_mask100msTime from change of state of Application or Rate SelectApplication or Change Timeton_Pdown100msTime from P_Down bit set (value = lb)^1 until associated IntL operation resumesPower_override assert Timetof_Pdown300msTime from P_Down bit set (value = lb)^1 until module card power consumption reaches Power Level 1Power_overset Deassert Time200msTime from P_Down bit cleared (value = 0b)^1 until the module card is fully functional³Note 1.Measured from falling clock edgeafter stop bit of write transaction n turil the module card is fully functional³Note 3.Fully functional is defined as the instant when supply voltages reach and remain at c above the minimum level specified in Table 4	Time				
Rx LOS Assertton_los100msTime from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted.Tx Fault Assertton_Txfault200msTime from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted.Flag Assertton_flag200msTime from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Mask Assertton_mask100msTime from mask bit set (value=1b)^1 until associated IntL asserted.Mask Deasserttof_mask100msTime from mask bit set (value=0b)^1 until associated IntL operation resumesApplication or Rate Selectt_ratesel100msTime from Change of state of Application or Rate Select bit' until transmitter or receiver bandwidth is in conformance with appropriate specificationPower_override or Power_settoff_Pdown100msTime from P_Down bit set (value = 1b)^1 until module card power consumption reaches Power Level 1Note 1.Measured from falling clock edge after stop bit of write transaction Note 2.Power on is defined as the instant when supply voltages reach and remain at c above the minimum level specified in Table 4Note 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deassert-d.					includes deassert times for Rx LOS, Tx Fault
Rx LOS Assertton_los100msTime from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted.Tx Fault Assertton_Txfault200msTime from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted.Flag Assertton_flag200msTime from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Mask Assertton_mask100msTime from mask bit set (value=1b)^1 until associated IntL asserted.Mask Deasserttof_mask100msTime from mask bit set (value=0b)^1 until associated IntL operation resumesApplication or Rate Selectt_ratesel100msTime from Change of state of Application or Rate Select bit' until transmitter or receiver bandwidth is in conformance with appropriate specificationPower_override or Power_settoff_Pdown100msTime from P_Down bit set (value = 1b)^1 until module card power consumption reaches Power Level 1Note 1.Measured from falling clock edge after stop bit of write transaction Note 2.Power on is defined as the instant when supply voltages reach and remain at c above the minimum level specified in Table 4Note 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deassert-d.					and other flag bits.
TimeImage: Constraint of the second seco	Rx LOS Assert	ton los	100	ms	
Tx Fault Assertton_Txfault200msTime from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted.Flag Assertton_flag200msTime from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Mask Assertton_mask100msTime from mask bit set (value=1b)^1 until associated IntL assertion is inhibitedMask Deasserttoff_mask100msTime from mask bit cleared (value=0b)^1 until associated IntL operation resumesApplication or Rate Selectton_Pdown100msTime from change of state of Application or Rate Select bit^1 until transmitter or receiver bandwidth is in conformance with appropriate specificationPower_override or Power_setton_Pdown100msTime from P_Down bit set (value = 1b)^1 until module card power consumption reaches Power Level 1Power_override or power_settoff_Pdown300msTime from P_Down bit cleared (value = 0b)^1 until the module card is fully functional3Note 1.Measured from falling clock edge after stop bit of write transactionNote 3. Fully functional is defined as the instant when supply voltages reach and remain at c above the minimum level specified in Table 4Note 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.The module also meet optical and electrical specifications.			100	mo	
TimeImage: Constraint of the second seco		ton mufoult	200		
Flag Assert Timeton_flag200msTime from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.Mask Assert Timeton_mask100msTime from mask bit set (value=1b)^1 until associated IntL assertion is inhibitedMask Deassert Timetoff_mask100msTime from mask bit cleared (value=0b)^1 until associated IntL operation resumesApplication or Rate Select Change Timet_ratesel100msTime from change of state of Application or Rate Select bit' until transmitter or receiver bandwidth is in conformance with appropriate specificationPower_override or Power_set Assert Timeton_Pdown100msTime from P_Down bit set (value = 1b)^1 until module card power consumption reaches Power Level 1Power_override or Power_set Deassert Timetoff_Pdown300msTime from P_Down bit cleared (value = 0b)^1 until the module card is fully functional³Note 1.Measured from falling clock edge after stop bit of write transactionNote 2. Power on is defined as the instant when supply voltages reach and remain at c above the minimum level specified in Table 4Note 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.The module should also meet optical and electrical specifications.		ton_Txrault	200	ms	
TimeImage: Constraint of the sector of the sect					
Mask Assertton_mask100msTime from mask bit set (value=1b) ¹ until associated IntL assertion is inhibitedMask Deasserttoff_mask100msTime from mask bit cleared (value=0b) ¹ until associated IntL operation resumesApplication or Rate Selectt_ratesel100msTime from change of state of Application or Rate Select bit ¹ until transmitter or receiver bandwidth is in conformance with appropriate specificationPower_override or Power_setton_Pdown100msTime from P_Down bit set (value = 1b) ¹ until module card power consumption reaches Power Level 1Power_override or Power_settoff_Pdown300msTime from P_Down bit cleared (value = 0b) ¹ until the module card is fully functional ³ until the module card is fully functional ³ Note1.Measured from falling clock edge after stop bit of write transaction above the minimum level specified in Table 4Note 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.	-	ton_flag	200	ms	
Mask Assert Timeton_mask100msTime from mask bit set (value=1b)1 until associated IntL assertion is inhibitedMask Deassert Timetoff_mask100msTime from mask bit cleared (value=0b)1 until associated IntL operation resumesApplication or Rate Select Change Timet_ratesel100msTime from change of state of Application or Rate Select bit1 until transmitter or receiver bandwidth is in conformance with appropriate specificationPower_override or Power_set Assert Timeton_Pdown100msTime from P_Down bit set (value = 1b)1 until module card power consumption reaches Power Level 1Power_override or Power_set Deassert Timetoff_Pdown300msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Note 1.Measured from falling clock edge after stop bit of write transaction above the minimum level specified in Table 4Table 4Note 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.The module should also meet optical and electrical specifications.	Time				flag to associated flag bit set (value=1b)
Time-associated IntL assertion is inhibitedMask Deasserttoff_mask100msTime from mask bit cleared (value=0b)1 unti associated IntL operation resumesApplication or Rate Selectt_ratesel100msTime from change of state of Application or Rate Select bi1 until transmitter or receiver bandwidth is in conformance with appropriate specificationPower_override or Power_setton_Pdown100msTime from P_Down bit set (value = 1b)1 until module card power consumption reaches Power Level 1Power_override or Power_set Assert Timetoff_Pdown300msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Note 1.Measured from falling clock edge after stop bit of write transactionNote 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.					and IntL asserted.
Time-associated IntL assertion is inhibitedMask Deasserttoff_mask100msTime from mask bit cleared (value=0b)1 unti associated IntL operation resumesApplication or Rate Selectt_ratesel100msTime from change of state of Application or Rate Select bi1 until transmitter or receiver bandwidth is in conformance with appropriate specificationPower_override or Power_setton_Pdown100msTime from P_Down bit set (value = 1b)1 until module card power consumption reaches Power Level 1Power_override or Power_set Assert Timetoff_Pdown300msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Note 1.Measured from falling clock edge after stop bit of write transactionNote 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.	Mask Assert	ton mask	100	ms	Time from mask bit set (value=1b) ¹ until
Mask Deasserttoff_mask100msTime from mask bit cleared (value=0b)1 unti associated IntL operation resumesApplication or Rate Selectt_ratesel100msTime from change of state of Application or Rate Select bit1 until transmitter or receiver bandwidth is in conformance with appropriate specificationPower_override or Power_setton_Pdown100msTime from P_Down bit set (value = 1b)1 until module card power consumption reaches Power Level 1Power_override or Power_settoff_Pdown300msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Note 1. above the minimum level specified in Table 4mask the instant when supply voltages reach and remain at c above 2, deasserted.Time from a supplication or receiver bandwidth is fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.	Time	_			
TimeImage: Constraint of the second seco	Mask Deassert	toff mask	100	ms	
Application or Rate Select Change Timet_ratesel100msTime from change of state of Application or Rate Select bit1 until transmitter or receiver bandwidth is in conformance with appropriate specificationPower_override or Power_set Assert Timeton_Pdown100msTime from P_Down bit set (value = 1b)1 until module card power consumption reaches Power Level 1Power_override or Power_set Deassert Timetoff_Pdown300msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3 until the module card is fully functional3Note 1.Measured from falling clock edge after stop bit of write transaction above the minimum level specified in Table 4Note 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.			200		
Rate Select Rate Select bit ¹ until transmitter or receiver bandwidth is in conformance with appropriate specification Power_override ton_Pdown 100 ms Time from P_Down bit set (value = 1b) ¹ until module card power consumption reaches Power Level 1 Power_override toff_Pdown 300 ms Time from P_Down bit cleared (value = 0b) ¹ until the module card is fully functional ³ power_set Note 1. Measured from falling clock edge after stop bit of write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at cabove the minimum level specified in Table 4		t matagal	100		-
Change Timereceiver bandwidth is in conformance with appropriate specificationPower_override or Power_setton_Pdown100msTime from P_Down bit set (value = 1b)^1 until module card power consumption reaches Power Level 1Power_override or Power_settoff_Pdown300msTime from P_Down bit cleared (value = 0b)^1 until the module card is fully functional³ Deassert TimeNote 1.Measured from falling clock edge after stop bit of write transactionNote above the minimum level specified in Table 4Note 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.		L_IALESEI	TOO	ms	
Power_override or Power_set Assert Timeton_Pdown100msTime from P_Down bit set (value = 1b)1 until module card power consumption reaches Power Level 1Power_override or Power_set Deassert Timetoff_Pdown300msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Note above the minimum level specified in Table 4Note 3. Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.The module appropriate specifications.					
Power_override or Power_set Assert Timeton_Pdown100msTime from P_Down bit set (value = 1b)1 until module card power consumption reaches Power Level 1Power_override or Power_set Deassert Timetoff_Pdown300msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Note above the minimum level specified in Table 4Note 3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.	Change Time				
or Power_setmodule card power consumption reaches Power Level 1Assert Timetoff_Pdown300msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Power_set00msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Note 1. Measured from falling clock edge after stop bit of write transactionNote 2. Power on is defined as the instant when supply voltages reach and remain at ca above the minimum level specified in Table 4Note 3. Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted. The module should also meet optical and electrical specifications.					
Assert TimeLevel 1Power_overridetoff_Pdown300msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Deassert Time00msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Note 1. Measured from falling clock edge after stop bit of write transaction0Note 2. Power on is defined as the instant when supply voltages reach and remain at ca above the minimum level specified in Table 4Note 3. Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted. The module should also meet optical and electrical specifications.	Power_override	ton_Pdown	100	ms	
Power_override or Power_set Deassert Timetoff_Pdown300msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Note1.Measured from falling clock edge after stop bit of write transactionNote2.Power on is defined as the instant when supply voltages reach and remain at c above the minimum level specified in Table 4Note3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.	or Power set				module card power consumption reaches Power
Power_override or Power_set Deassert Timetoff_Pdown300msTime from P_Down bit cleared (value = 0b)1 until the module card is fully functional3Note1.Measured from falling clock edge after stop bit of write transactionNote2.Power on is defined as the instant when supply voltages reach and remain at c above the minimum level specified in Table 4Note3.Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted.	Assert Time				Level 1
or Power_set Deassert Time until the module card is fully functional ³ Note 1. Measured from falling clock edge after stop bit of write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 4 Note 3. Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted. The module should also meet optical and electrical specifications.		toff Pdown	300	ms	
Deassert Time Note 1. Measured from falling clock edge after stop bit of write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 4 Note 3. Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted. The module should also meet optical and electrical specifications.					
Note 1. Measured from falling clock edge after stop bit of write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at c above the minimum level specified in Table 4 Note 3. Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted. The module should also meet optical and electrical specifications.					anori one medare cara io rarry randoronar
Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 4 Note 3. Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted. The module should also meet optical and electrical specifications.		d from foller	~ ~ 1 ~ ~	 	often atom bit of write two section
above the minimum level specified in Table 4 Note 3. Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted. The module should also meet optical and electrical specifications.			-		
Note 3. Fully functional is defined as IntL asserted due to DataNotReady bit, bit 0 byte 2, deasserted. The module should also meet optical and electrical specifications.					
byte 2, deasserted. The module should also meet optical and electrical specifications.		-			
	Note 3. Fully f	unctional is d	efined	as In	tL asserted due to DataNotReady bit, bit 0
	byte 2, deassert	ed. The modul	e shou	ld als	o meet optical and electrical specifications.
Note 5. Does not apply to power level 1 modules	Note 5. Does not	apply to powe	r leve	l 1 mo	dules

Squelch and disable timings are defined in Table 14.

Table 14: I/O Timing for Squelch & Disable

		1	1	
Parameter	Symbol	Max	Unit	Conditions
Rx Squelch	ton_Rxsq	80	us	Time from loss of Rx input signal
Assert Time				until the squelched output condition
				is reached. See Subclause 4.1.3.1.
Rx Squelch	toff_Rxsq	80	us	Time from resumption of Rx input
Deassert Time				signals until normal Rx output
				condition is reached. See sub
				clause 4.1.3.1.
Tx Squelch	ton_Txsq	400	ms	Time from loss of Tx input signal
Assert Time				until the squelched output condition
				is reached. See sub clause 4.1.3.2.
Tx Squelch	toff_Txsq	400	ms	Time from resumption of Tx input
Deassert Time	_			signals until normal Tx output
				condition is reached. See sub
				clause 4.1.3.2.
Tx Disable	ton txdis	100	ms	Time from Tx Disable bit set (value
Assert Time	—			= 1b) ¹ until optical output falls
				below 10% of nominal
Tx Disable	toff txdis	400	ms	Time from Tx Disable bit cleared
Deassert Time	—			(value = 0b) ¹ until optical output
				rises above 90% of nominal
Rx Output	ton rxdis	100	ms	Time from Rx Output Disable bit set
Disable Assert	_			$(value = 1b)^1$ until Rx output falls
Time				below 10% of nominal
Rx Output	toff rxdis	100	ms	Time from Rx Output Disable bit
Disable	_			cleared (value = $0b$) ¹ until Rx
Deassert Time				output rises above 90% of nominal
Squelch Disable	ton sqdis	100	ms	This applies to Rx and Tx Squelch
Assert Time			-	and is the time from bit set (value
				= Ob) ¹ until squelch functionality is
				disabled.
Squelch Disable	toff sqdis	100	ms	This applies to Rx and Tx Squelch
Deassert Time				and is the time from bit cleared
				$(value = 0b)^1$ until squelch
				functionality is enabled
Note 1: Measured	l I from fallir		rk eda	e after stop bit of write transaction
note I. neuburee	A TION TUITI	19 0100	Jin cuy	

13

16

20

1 2

3

5 7.4 Device Addressing and Operation

6 Serial Clock (SCL): The host supplied SCL input to CDFP Modules is used to positive-edge 7 clock data into each CDFP device and negative-edge clock data out of each device. The SCL 8 line may be pulled low by a CDFP module during clock stretching. 9

Serial Data (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain or open-collector driven and may be wire-ORed with any number of open-drain or open collector devices.

Master/Slave: CDFP Modules operate only as slave devices. The host must provide a bus master for SCL and initiate all read/write communication.

Device Address: Each CDFP card is hard wired at the device address B2h for the lower card and BAh for upper card. See Clause 8 for memory structure within each Module for Style 1 and Style 2. See Clause 9 for memory structure with each Module for Style 3.

Multiple Devices per SCL/SDA: CDFP Module cards are compatible with point-to-point SCL/SDA, they cannot share a single SCL/SDA bus through the use of a ModSelL line.

2 Clock and Data Transitions: The SDA pin is normally pulled high with an external device. 3 Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods indicate a START or STOP condition. All addresses and data words are 4 5 serially transmitted to and from the CDFP in 8-bit words. Every byte on the SDA line must 6 be 8-bits long. Data is transferred with the most significant bit (MSB) first. 7 8 START Condition: A high-to-low transition of SDA with SCL high is a START condition, 9 which must precede any other command. 10 STOP Condition: A low-to-high transition of SDA with SCL high is a STOP condition. 11 12 Acknowledge: After sending each 8-bit word, the transmitter releases the SDA line for one 13 bit time, during which the receiver is allowed to pull SDA low (zero) to acknowledge 14 (ACK) that it has received each word. Device address bytes and write data bytes initiated 15 by the host shall be acknowledged by CDFP Module card. Read data bytes transmitted by 16 17 CDFP Module card shall be acknowledged by the host for all but the final byte read, for 18 which the host shall respond with a STOP instead of an ACK. 19 20 Memory (Management Interface) Reset: After an interruption in protocol, power loss or 21 system reset the CDFP management interface can be reset. Memory reset is intended only to reset the CDFP Module management interface (to correct a hung bus). No other module 22 23 functionality is implied. 24 25 1) Clock up to 9 cycles. 26 2) Look for SDA high in each cycle while SCL is high. 27 3) Create a START condition as SDA is high 28 29 Device Addressing: CDFP devices require an 8-bit device address word following a start 30 condition to enable a read or write operation. The device address word consists of a mandatory sequence for the first seven most significant bits in Figure 53. This is common 31 32 to all CDFP devices. 33 34 1 0 1 1 х 0 1 R/W MSB LSB 35 Figure 53: CDFP Device Address 36 37 38 39 The eighth bit of the device address is the read/write operating select bit. A read operation is initiated if this bit is set high and a write operation is initiated if this 40 41 bit is set low. Upon compare of the device address the CDFP Module card shall output a zero (ACK) on the SDA line to acknowledge the address. 42 43

1 7.5 Read/Write Functionality

2 7.5.1 CDFP Memory Address Counter (Read AND Write Operations)

3 CDFP devices maintain an internal data word address counter containing the last address 4 accessed during the latest read or write operation, incremented by one. The address 5 counter is incremented whenever a data word is received or sent by the module card. This 6 address stays valid between operations as long as CDFP power is maintained. The address 7 "roll over" during read and writes operations is from the last byte of the 128-byte 8 memory page to the first byte of the same page.

9 7.5.2 Read Operations

10 7.5.2.1 Current Address Read

11 A current address read operation requires only the device address read word (1011X011) be 12 sent, see Figure 54.



		<-	(CDFI	P AI	DDRE	ESS		->											
Η	ន																			
0	т	М						L	R										N	S
S	Α	s						s	Е										Α	т
Т	R	в						в	Α										С	0
	т								D										к	Р
		1	0	1	1	х	0	1	1	0	х	x	х	x	х	х	x	x	1	
С																				
D										A	М							L		
F										С	S							s		
Ρ										к	в							в		
											<-		DA	TA	WOR	D -		->		

14 Figure 54: CDFP Current Address Read Operation

15 16

17 Once acknowledged by the CDFP, the current address data word is serially clocked out. The 18 host does not respond with an acknowledge, but does generate a STOP condition once the 19 data word is read.

1 7.5.2.2 Random Read

A random read operation requires a "dummy" write operation to load in the target byte address as shown in Figure 55. This is accomplished by the following sequence.

		<-	- CI	OFP	ADI	DRES	ss ·	->			<-	М	EMO	RY	ADD	RES	s	->	
Η	S								W										
0	т	М						L	R		М							L	
S	Α	S						S	I		S							S	
Т	R	в						в	т		в							в	
	т								Е										
		1	0	1	1	x	0	1	0	0	x	x	x	x	x	x	x	x	0
С																			
D										Α									Α
F										С									С
Ρ										к									к
Be	Begin Figure 55																		

5

2

3 4

	<-	- CI	OFP	ADI	DRES	ss ·	->												
S																			
т	М						L	R										N	s
A	S						s	Е										Α	т
R	в						в	Α										С	0
т								D										к	Р
	1	0	1	1	x	0	1	1	0	x	x	x	x	x	x	x	x	1	
									Α	М							L		
									С	S							S		
									к	в							в		
	< DATA WORD n>																		
	Figure 55 E													nd					

6 Figure 55: CDFP Random Read


7

8 The target 8-bit data word address is sent following the device address write word 9 (1011X010) and acknowledged by the CDFP. The host then generates another START condition 10 (aborting the dummy write without incrementing the counter) and a current address read by 11 sending a device read address (1011X011). The CDFP acknowledges the device address and 12 serially clocks out the requested data word. The host does not respond with an 13 acknowledge, but does generate a STOP condition once the data word is read.

14

7.5.2.3 Sequential Read

Sequential reads are initiated by either a current address read (Figure 56) or a random 3 address read (Figure 57). To specify a sequential read, the host responds with an acknowledge (instead of a STOP) after each data word. As long as the CDFP receives an acknowledge, it shall serially clock out sequential data words. The sequence is terminated when the host responds with a NACK and a STOP instead of an acknowledge.



8

1 2

4 5

6

7

								Α									N	S
								С									Α	т
								к									С	0
																	к	Р
x	x	x	x	x	x	x	x	0	x	x	x	x	x	x	x	x	1	
М							L		м							L		
s							s		s							s		
в							в		в							в		
< DATA WORD n+1> < DATA WORD n+x>																		
Figure 56													6 E	Ind				

9 Figure 56: Sequential Address Read Starting at CDFP Current Address

10 11

- 13
- 14


7.5.2.4 Sequential Read from Random Start Address



		<-	- CI	DFP	ADI	DRES	ss -	->			<-	М	EMO	RY	ADD	RES	S	->	
Н	S								W										
0	т	М						L	R		М							L	
S	Α	S						S	I		S							S	
Т	R	в						в	т		в							в	
	т								Е										
		1	0	1	1	х	0	1	0	0	х	х	х	х	х	х	х	х	0
С																			
D										Α									Α
F										С									С
Р										к									к
					•				•						•		•		
Be	gin	Fi	gur	e 5	7														

3

4






Figure 57: Sequential Address Read Starting with Random CDFP Read

1 7.5.3 Write Operations

2 7.5.3.1 BYTE Write

3 A write operation requires an 8-bit data word address following the device address write 4 word (1011X010) and acknowledgement, see Figure 58. 5

		<-	- CI	OFP	ADI	RES	ss ·	->			<-	М	EMO	RY	ADD	RES	s	->		<-		D	ATA	. WO	RD		->		
Н	S								W																				
0	т	М						L	R		М							L											S
S	Α	S						S	I		S							S											т
Т	R	в						в	т		в							в											0
	т								Е																				Р
		1	0	1	1	х	0	1	0	0	х	x	x	x	х	х	х	х	0	х	х	x	x	x	x	x	x	0	
С																												Α	
D										Α									Α	М							L	С	
F										С									С	S							s	к	
Ρ										к									к	в							в		

6 Figure 58: CDFP Write Byte Operation 7

8

9 Upon receipt of this address, the CDFP shall again respond with a zero (ACK) to acknowledge and then clock in the first 8-bit data word. Following the receipt of the 8-10 bit data word, the CDFP shall output a zero (ACK) and the host master must terminate the 11 write sequence with a STOP condition for the write cycle to begin. If a START condition 12 is sent in place of a STOP condition (i.e. a repeated START per the two-wire interface 13 specification) the write is aborted and the data received during that operation is 14 discarded. Upon receipt of the proper STOP condition, the CDFP enters an internally timed 15 write cycle, tWR, to internal memory. The CDFP disables its management interface input 16 17 during this write cycle and shall not respond or acknowledge subsequent commands until the write is complete. Note that two-wire interface "Combined Format" using repeated 18 19 START conditions is not supported on CDFP write commands.

1 7.5.3.2 Sequential Write

2 CDFP's shall support up to a 4 sequential byte write without repeatedly sending CDFP 3 address and memory address information as shown in Figure 59.

		<-	- CI	OFP	ADI	DRES	ss ·	->			<-	М	EMO	RY	ADD	RES	S	->	
Н	s								W										
0	т	М						L	R		м							L	
S	Α	S						S	I		S							S	
Т	R	в						в	т		в							в	
	т								Е										
		1 0 1 1 x 0 1 0 0 x x x x x x x x x 0														0			
С																			
D										Α									Α
F										С									С
Р										к									к
Ве	Begin Figure 59																		

<--- DATA WORD 1 ---> <---> DATA WORD 2 ----> М М L L s s s S в в в в 0 0 x х х х х х x х х х х х х х х х А Α С С к к Figure 59 Middle

<-		DA'	CA V	VORI	3		->		<-		DAT	AW	ORD	4		->		
							L									L		
М							S		м							S		S
S							в		S							в		т
в									в									0
																		Р
х	х	х	х	x	x	x	х	0	x	x	х	х	х	х	x	х	0	
								Α									A	
								С									С	
								к									к	
	Figure 59 End																	

7 Figure 59: CDFP Sequential Write Operation

A "sequential" write is initiated the same way as a single byte write, but the host master does not send a stop condition after the first word is clocked in. Instead, after the CDFP acknowledges receipt of the first data word, the host can transmit up to three more data words. The CDFP shall send an acknowledge after each data word received. The host must terminate the sequential write sequence with a STOP condition or the write operation shall be aborted and data discarded. Note that two-wire interface "combined format" using repeated START conditions is not supported on CDFP write commands.

16

8

5

1 7.5.3.3 Acknowledge Polling

Once the CDFP internally timed write cycle has begun (and inputs are being ignored on the bus) acknowledge polling can be used to determine when the write operation is complete. This involves sending a START condition followed by the device address word. Only if the internal write cycle is complete shall the CDFP respond with an acknowledge to subsequent commands, indicating read or write operations can continue.

- 7 8
- 2
- 9
- 10
- 11

8 CDFP MSA Management Interface Memory Map-Styles 1 and 2

8.1 Overview

Each end of the CDFP features two module cards, each of which contains a microcontroller, an 8-channel transmitter and an 8-channel receiver. These transmitters and receivers may contain retimers as shown in the example below. The connectivity between these components on each module card is illustrated as follows:




Figure 60: Example CDFP Style 1/Style 2 optical transceiver implementation

The microcontroller manages the operation of both the optical transceivers and the retimers and presents a standard management interface to the host computer system. The management interface provided is the industry standard QSFP specification extended to eight channels. Each circuit board reports its own measurements of temperature, voltage, etc. Similarly, "global" control mechanisms are local to the circuit board being addressed.

The upper module card handles CDFP Tx channels 0 through 7 and Rx channels 8 through 15; the lower module card handles CDFP Tx channels 8 through 15 and Rx channels 0 through 7. The terms Tx and Rx represent the host's viewpoint - the host transmits data through the Tx channels and receives data through the Rx channels.

Revision 3.0

8.2 Management Interface

2 3

10

18

24

31

1

At power-on or module insertion into the CDFP connector, the host computer system detects the presence of the module by the change of state of the ModPrsL (Module Present, active Low) signal from the module card. The module card will then initialize itself and signal that it is ready to communicate with the host computer system by asserting a low level on the IntL signal. The host computer system should then interrogate the module card via the two-wire serial interface to determine the module card status.

11 The two-wire serial interface (SCL and SDA) deviates from the QSFP specification in that 12 the two wire serial address for the lower circuit board is B2h/B3h (1011001x) (for 7 bit 13 addressing it would be 0x59) and the two wire serial address for the upper circuit board 14 is BAh/BBh (1011101x) (for 7 bit addressing it would be 0x5D). The 2 two wire serial 15 interfaces (one on each circuit board) operate independently from each other. Note: The 16 CDFP modules have no Modsel signal input and module selection must be made via alternate 17 means not defined in this document.

19 Like the QSFP specification, the CDFP provides a memory map with a lower page (addresses 20 00h to 7Fh) and multiple upper pages (addresses 80h to FFh). The lower page is always 21 accessible and contains critical monitoring information and control fields. The last byte 22 of the lower page, address 7Fh, can be written with a value indicating which upper page 23 is to be accessed using the upper page addresses. The CDFP module card has 3 upper pages.

All pages in the memory map are readable at all times. Some areas in the QSFP-like pages are writable by the host system; these are listed below. To prevent inadvertent changes to other areas in the memory map, some areas are protected by passwords; write access to these areas is enabled by writing the appropriate password into the password field at the top of the lower page (addresses 7Bh to 7Eh).

32 The structure of the lower page of the memory map is illustrated in the diagram below: 33




Figure 61: CDFP Style 1/Style 2 Memory Map

1 8.3 Lower Page 00L

2 3

> The lower 128 bytes of the two-wire serial bus address space is used to access a variety of measurements and diagnostic functions, a set of control functions, and a means to select which of the various upper memory map pages are accessed on subsequent accesses. This portion of the address space is always directly addressable and thus is chosen for monitoring and control functions that may need to be repeatedly accessed.

The lower page is subdivided into several areas as illustrated in the following table:

9 10 11

12

Table 15: Lower Page Overview (Page 0L)

E IJ. HOWEI I	rage Overview (rage OL)	
Address	Description	Туре
0 - 2	Id and Status (3 bytes)	Read-only
3 - 16	Interrupt Flags (14 bytes)	Read-only
17 - 33	Module card Monitors (17 bytes)	Read-only
34 - 81	Channel Monitors (48 bytes)	Read-only
82 - 102	Control Fields (21 bytes)	Read/Write
103 - 116	Interrupt Flag Masks (14 bytes)	Read/Write
117 - 118	Interrupt Flag Persistence Control (2 bytes)	Read/Write
119 - 122	Password Change Area (4 bytes)	Read/Write
123 - 126	Password Entry Area (4 bytes)	Read/Write
127	Page Select Byte	Read/Write

13

14 8.3.1 ID and Status

15

16 Table 16: Identifier and Status Summary (Page OL)

		dentifier and Status		
Byte	Bits	Name	Description	Туре
0	All	Identifier	Identifier - Type of Serial Module	RO
00h			(same value as page 0 byte 128)	Rqrd.
1	All	Version Id	Identifier - Version of Serial Module	RO
01h			Specification (coded 1, this document)	Rqrd.
2	7	Flat_mem	Upper memory flat or paged.	RO
02h			0= paged, 1=Page 00h only	Rqrd.
	6	Tx Bias and Tx	Set to 1 whenever any Tx Bias Alarm bit (bytes	
		Power Alarm Summary	11 and 12) or any Tx Power Alarm bit (bytes 13	
			and 14) is set to 1 and not masked.	
	5	Rx Power	Set to 1 whenever any Rx Power Alarm or	
		Alarm/Warning	Warning bit (bytes 8, 9 and 10) is set to 1	
		Summary	and not masked.	
	4	Tx LOS, Tx Fault	Set to 1 whenever any Tx LOS Alarm bit (byte	
		and Tx LOL Alarm	4), Tx Fault Alarm bit (byte 5) or Tx CDR LOL	
		Summary	Alarm bit (byte 16) is set to 1 and not	
			masked.	
	3	Rx LOS and Rx LOL	Set to 1 whenever any Rx LOS Alarm bit (byte	-
		Alarm Summary	3) or Rx CDR LOL Alarm bit (byte 15) is set to	
			1 and not masked.	
	2	Temperature and	Set to 1 whenever any Temperature Alarm or	
		Voltage	Warning bit (byte 6) or Voltage Alarm bit	
		Alarm/Warning	(byte 7) is set to 1 and not masked	
		Summary		
	1	Interrupt	Set to 1 whenever the IntL pin is asserted low	
	0	DataNotReady	Indicates Module card has not yet achieved	
			power up and memory data is not ready. Bit	
			remains high until data is ready to be read at	
			which time the device sets the bit low.	

The identifier value (byte 0) specifies the type of the physical device described by the serial information. The identifier value is the same value as page 0 byte 128.

5 The DataNotReady bit is high during module power up and prior to a valid suite of monitor 6 readings. Once all monitor readings are valid, the bit is set low until the device is 7 powered down or reset.

9 All summary bits 2-6 are nonlatched, reflecting real-time values in the specific 10 registers. This is to avoid multiple levels of latching and clearing of faults. 11

12 8.3.2 Interrupt Flags

A portion of the memory map (bytes 3 through 16), form a flags field. Within this field, 14 the status of LOS and Tx Fault as well as alarms and warnings for the various monitored 15 items is reported. If a monitor is implemented the associated flags must also be 16 17 implemented. For normal operation and default state, the bits in this field have the 18 value of Ob. For the defined conditions of LOS, Tx Fault, module and channel alarms and 19 warnings, the appropriate bit or bits are set, value = 1b. Once asserted, the bits remained set (latched) until cleared by a read operation that includes the affected bit 20 or reset by the ResetL pin. After being read and cleared, the bit may be set again if the 21 22 condition persists and the appropriate persistence control bit is set (see below). The 23 Interrupt Flags are defined in the following table:

```
24
25
26
```

Table 17: Alarm Flags (Page OL)

Byte	Bit	Name	Description	Туре
3	7	L-Rx15 LOS	Latched Rx LOS indicator, channel 7	RO
03h	6	L-Rx14 LOS	Latched Rx LOS indicator, channel 6	Opt.
	5	L-Rx13 LOS	Latched Rx LOS indicator, channel 5	
	4	L-Rx12 LOS	Latched Rx LOS indicator, channel 4	
	3	L-Rx11 LOS	Latched Rx LOS indicator, channel 3	
	2	L-Rx10 LOS	Latched Rx LOS indicator, channel 2	
	1	L-Rx9 LOS	Latched Rx LOS indicator, channel 1	
	0	L-Rx8 LOS	Latched Rx LOS indicator, channel 0	
4	7	L-Tx7 LOS	Latched Tx LOS indicator, channel 7	RO
04h	6	L-Tx6 LOS	Latched Tx LOS indicator, channel 6	Opt.
	5	L-Tx5 LOS	Latched Tx LOS indicator, channel 5	
	4	L-Tx4 LOS	Latched Tx LOS indicator, channel 4	
	3	L-Tx3 LOS	Latched Tx LOS indicator, channel 3	
	2	L-Tx2 LOS	Latched Tx LOS indicator, channel 2	
	1	L-Tx1 LOS	Latched Tx LOS indicator, channel 1	
	0	L-Tx0 LOS	Latched Tx LOS indicator, channel 0	
5	7	L-Tx7 Fault	Latched Tx fault indicator, channel 7	RO
05h	6	L-Tx6 Fault	Latched Tx fault indicator, channel 6	Opt.
	5	L-Tx5 Fault	Latched Tx fault indicator, channel 5	
	4	L-Tx4 Fault	Latched Tx fault indicator, channel 4	
	3	L-Tx3 Fault	Latched Tx fault indicator, channel 3	
	2	L-Tx2 Fault	Latched Tx fault indicator, channel 2	
	1	L-Tx1 Fault	Latched Tx fault indicator, channel 1	
	0	L-Tx0 Fault	Latched Tx fault indicator, channel 0	
6	7	L-Temp High Alarm	Latched high temperature alarm	RO
06h	6	L-Temp Low Alarm	Latched low temperature alarm	Opt.
	5	L-Temp High Warning	Latched high temperature warning	
	4	L-Temp Low Warning	Latched low temperature warning	
	3	L-Temp2 High Alarm	Latched high second temperature alarm	
	2	L-Temp2 Low Alarm	Latched low second temperature alarm	

13

	1	L-Temp2 High Warning	Latched high second temperature warning	
	0	L-Temp2 Low Warning	Latched low second temperature warning	-
7	7	L-Vcc3.3v High Alarm	Latched high 3.3 volts supply voltage	RO
07h			alarm	Opt
	6	L-Vcc3.3v Low Alarm	Latched low 3.3 volts supply voltage alarm	
	0-5	Reserved		
8	7	L-Rx15 Power Low Warning	Latched low Rx power warning, channel 7	RO
08h	6	L-Rx14 Power Low Warning	Latched low Rx power warning, channel 6	Opt
	5	L-Rx13 Power Low Warning	Latched low Rx power warning, channel 5	
	4	L-Rx12 Power Low Warning	Latched low Rx power warning, channel 4	
	3	L-Rx11 Power Low Warning	Latched low Rx power warning, channel 3	
	2	L-Rx10 Power Low Warning	Latched low Rx power warning, channel 2	
	1	L-Rx9 Power Low Warning	Latched low Rx power warning, channel 1	_
	0	L-Rx8 Power Low Warning	Latched low Rx power warning, channel 0	
9	7	L-Rx15 Power Low Alarm	Latched low Rx power alarm, channel 7	RO
09h	6	L-Rx14 Power Low Alarm	Latched low Rx power alarm, channel 6	Opt
	5	L-Rx13 Power Low Alarm	Latched low Rx power alarm, channel 5	_
	4	L-Rx12 Power Low Alarm	Latched low Rx power alarm, channel 4	_
	3	L-Rx11 Power Low Alarm	Latched low Rx power alarm, channel 3	_
	2	L-Rx10 Power Low Alarm	Latched low Rx power alarm, channel 2	
	1	L-Rx9 Power Low Alarm	Latched low Rx power alarm, channel 1	_
1.0	0	L-Rx8 Power Low Alarm	Latched low Rx power alarm, channel 0	
10 0 m h	7	L-Rx15 Power High Alarm	Latched high Rx power alarm, channel 7	RO
0Ah	6	L-Rx14 Power High Alarm	Latched high Rx power alarm, channel 6	Opt
	5	L-Rx13 Power High Alarm	Latched high Rx power alarm, channel 5	_
	4	L-Rx12 Power High Alarm	Latched high Rx power alarm, channel 4	
	2	L-Rx11 Power High Alarm	Latched high Rx power alarm, channel 3	
	1	L-Rx10 Power High Alarm	Latched high Rx power alarm, channel 2	_
	0	L-Rx9 Power High Alarm L-Rx8 Power High Alarm	Latched high Rx power alarm, channel 1 Latched high Rx power alarm, channel 0	_
11	7	L-Tx7 Bias Low Alarm	Latched low Tx bias alarm, channel 7	RO
0Bh	6	L-Tx6 Bias Low Alarm	Latched low Tx bias alarm, channel 6	Opt
UDII	5	L-Tx5 Bias Low Alarm	Latched low Tx bias alarm, channel 5	
	4	L-Tx4 Bias Low Alarm	Latched low Tx bias alarm, channel 4	_
	3	L-Tx3 Bias Low Alarm	Latched low Tx bias alarm, channel 3	_
	2	L-Tx2 Bias Low Alarm	Latched low Tx bias alarm, channel 2	_
	1	L-Tx1 Bias Low Alarm	Latched low Tx bias alarm, channel 1	_
	0	L-Tx0 Bias Low Alarm	Latched low Tx bias alarm, channel 0	
12	7	L-Tx7 Bias High Alarm	Latched high Tx bias alarm, channel 7	RO
0Ch	6	L-Tx6 Bias High Alarm	Latched high Tx bias alarm, channel 6	Opt
	5	L-Tx5 Bias High Alarm	Latched high Tx bias alarm, channel 5	
	4	L-Tx4 Bias High Alarm	Latched high Tx bias alarm, channel 4	
	3	L-Tx3 Bias High Alarm	Latched high Tx bias alarm, channel 3	1
	2	L-Tx2 Bias High Alarm	Latched high Tx bias alarm, channel 2	1
	1	L-Tx1 Bias High Alarm	Latched high Tx bias alarm, channel 1	1
	0	L-TxO Bias High Alarm	Latched high Tx bias alarm, channel 0	1
13	7	L-Tx7 Power LowAlarm	Latched low Tx power alarm, channel 7	RO
0Dh	6	L-Tx6 Power LowAlarm	Latched low Tx power alarm, channel 6	Opt
	5	L-Tx5 Power LowAlarm	Latched low Tx power alarm, channel 5	1
	4	L-Tx4 Power LowAlarm	Latched low Tx power alarm, channel 4	
	3	L-Tx3 Power LowAlarm	Latched low Tx power alarm, channel 3]
	2	L-Tx2 Power LowAlarm	Latched low Tx power alarm, channel 2	
	1	L-Tx1 Power LowAlarm	Latched low Tx power alarm, channel 1	
	0	L-Tx0 Power LowAlarm	Latched low Tx power alarm, channel 0	
14	7	L-Tx7 Power HighAlarm	Latched high Tx power alarm, channel 7	RO
0Eh	6	L-Tx6 Power HighAlarm	Latched high Tx power alarm, channel 6	Opt
UEII			Latched high Tx power alarm, channel 5	

	4	L-Tx4 Power HighAlarm	Latched high Tx power alarm, channel 4	
	3	L-Tx3 Power HighAlarm	Latched high Tx power alarm, channel 3	
	2	L-Tx2 Power HighAlarm	Latched high Tx power alarm, channel 2	
	1	L-Tx1 Power HighAlarm	Latched high Tx power alarm, channel 1	
	0	L-Tx0 Power HighAlarm	Latched high Tx power alarm, channel 0	
15	7	L_Rx15 CDR _LOL	Latched Rx CDR LOL indicator, channel 7	RO
OFh	6	L_Rx14 CDR _LOL	Latched Rx CDR LOL indicator, channel 6	Opt.
	5	L_Rx13 CDR _LOL	Latched Rx CDR LOL indicator, channel 5	
	4	L_Rx12 CDR _LOL	Latched Rx CDR LOL indicator, channel 4	
	3	L_Rx11 CDR _LOL	Latched Rx CDR LOL indicator, channel 3	
	2	L_Rx10 CDR LOL	Latched Rx CDR LOL indicator, channel 2	
	1	L_Rx9 CDR _LOL	Latched Rx CDR LOL indicator, channel 1	
	0	L_Rx8 CDR _LOL	Latched Rx CDR LOL indicator, channel 0	
16	7	L_Tx7 CDR LOL	Latched Tx CDR LOL indicator, channel 7	RO
10h	6	L_Tx6 CDR _LOL	Latched Tx CDR LOL indicator, channel 6	Opt.
	5	L_Tx5 CDR _LOL	Latched Tx CDR LOL indicator, channel 5	
	4	L_Tx4 CDR LOL	Latched Tx CDR LOL indicator, channel 4	
	3	L_Tx3 CDR _LOL	Latched Tx CDR LOL indicator, channel 3	
	2	L_Tx2 CDR LOL	Latched Tx CDR LOL indicator, channel 2	
	1	L_Tx1 CDR _LOL	Latched Tx CDR LOL indicator, channel 1	
	0	L_Tx0 CDR LOL	Latched Tx CDR LOL indicator, channel 0	

3

11

17

23

2 8.3.3 Module Card Monitors

Optional real time monitoring for the module includes Module Card temperature, supply voltage, supply current and monitoring for each transmit and receive channel. Channel monitoring functions are described in section 3.4 below. Measured parameters are reported in 16-bit data fields, i.e. two concatenated bytes, most-significant byte (MSB) first. To guarantee coherency of the diagnostic monitoring data, the host should retrieve any multi-byte fields from the diagnostic monitoring data structure by the use of a single multi-byte read sequence across the two-wire serial interface.

Internally measured device temperatures are represented as a 16-bit signed twos complement value in increments of 1/256 degrees Celsius, yielding a total range of -128 C to +128 C that is considered valid in the range specified in the device datasheet. Temperature accuracy is vendor specific but must be better than ±3 degrees Celsius over the specified operating temperature and voltage.

Internally measured Module 3.3 volts supply voltage is represented as a 16-bit unsigned integer with the voltage defined as the full 16-bit value (0 - 65535) with LSB equal to 100 uVolt, yielding a total measurement range of 0 to +6.55 Volts. Accuracy is vendor specific but must be better than ±3% of the manufacturer's nominal value over specified operating temperature and voltage.

Internally measured supply current is represented as a 16-bit unsigned integer with the current defined as the full 16-bit value (0 - 65535) with LSB equal to 1 mA, yielding a total measurement range of 0 to 65.5 A. Accuracy is vendor specific but must be better than ±10% of the maximum current of the vendor's specified power class over operating temperature and voltage.

Elapsed operating time is represented as a 16-bit unsigned integer with the time since power-on or reset defined as the full 16-bit value (0 - 65535) with LSB equal to 2 hours, yielding a total measurement range of 0 to +14.96 years.

The Raw LOS, Fault and CDR LOL indicators show the real-time unlatched state of the respective channel monitors. Whereas the latched alarm flags (bytes 3 through 16) show

the onset of a particular condition, the negation of the corresponding raw flag shows the cessation of the condition, implying that the channel may now be used for data transfer.

1

Table	18:	Module	Monitors	(Page	0L)

Byte	Bit	Name	Description	Туре
17	7	Raw -Rx15 LOS	Unlatched Rx LOS indicator, channel 7	RO
11h	6	Raw -Rx14 LOS	Unlatched Rx LOS indicator, channel 6	Opt.
	5	Raw -Rx13 LOS	Unlatched Rx LOS indicator, channel 5	-1
	4	Raw -Rx12 LOS	Unlatched Rx LOS indicator, channel 4	-
	3	Raw -Rx11 LOS	Unlatched Rx LOS indicator, channel 3	
	2	Raw -Rx10 LOS	Unlatched Rx LOS indicator, channel 2	-
	1	Raw -Rx9 LOS	Unlatched Rx LOS indicator, channel 1	-
	0	Raw -Rx8 LOS	Unlatched Rx LOS indicator, channel 0	-
18	7	Raw -Tx7 LOS	Unlatched Tx LOS indicator, channel 7	RO
12h	6	Raw -Tx6 LOS	Unlatched Tx LOS indicator, channel 6	Opt.
	5	Raw -Tx5 LOS	Unlatched Tx LOS indicator, channel 5	
	4	Raw -Tx4 LOS	Unlatched Tx LOS indicator, channel 4	_
	3	Raw -Tx3 LOS	Unlatched Tx LOS indicator, channel 3	
	2	Raw -Tx2 LOS	Unlatched Tx LOS indicator, channel 2	
	1	Raw -Tx1 LOS	Unlatched Tx LOS indicator, channel 1	
	0	Raw -Tx0 LOS	Unlatched Tx LOS indicator, channel 0	_
19	7	Raw -Tx7 Fault	Unlatched Tx fault indicator, channel 7	RO
13h	6	Raw -Tx6 Fault	Unlatched Tx fault indicator, channel 6	Opt.
	5	Raw -Tx5 Fault	Unlatched Tx fault indicator, channel 5	
	4	Raw -Tx4 Fault	Unlatched Tx fault indicator, channel 4	
	3	Raw -Tx3 Fault	Unlatched Tx fault indicator, channel 3	
	2	Raw -Tx2 Fault	Unlatched Tx fault indicator, channel 2	
	1	Raw -Tx1 Fault	Unlatched Tx fault indicator, channel 1	_
	0	Raw -Tx0 Fault	Unlatched Tx fault indicator, channel 0	_
20	7	Raw Rx15 CDR LOL	Unlatched Rx CDR LOL indicator, channel 7	RO
14h	6	Raw Rx14 CDR LOL	Unlatched Rx CDR LOL indicator, channel 6	Opt.
	5	Raw Rx13 CDR LOL	Unlatched Rx CDR LOL indicator, channel 5	1
	4	Raw Rx12 CDR LOL	Unlatched Rx CDR LOL indicator, channel 4	-
	3	Raw Rx11 CDR LOL	Unlatched Rx CDR LOL indicator, channel 3	
	2	Raw Rx10 CDR LOL	Unlatched Rx CDR LOL indicator, channel 2	_
	1	Raw Rx9 CDR LOL	Unlatched Rx CDR LOL indicator, channel 1	_
	0	Raw Rx8 CDR LOL	Unlatched Rx CDR LOL indicator, channel 0	_
21	7	Raw Tx7 CDR LOL	Unlatched Tx CDR LOLindicator, channel 7	RO
15h	6	Raw Tx6 CDR LOL	Unlatched Tx CDR LOL indicator, channel 6	Opt.
	5	Raw Tx5 CDR LOL	Unlatched Tx CDR LOL indicator, channel 5	
	4	Raw Tx4 CDR LOL	Unlatched Tx CDR LOL indicator, channel 4	1
	3	Raw Tx3 CDR LOL	Unlatched Tx CDR LOL indicator, channel 3	1
	2	Raw Tx2 CDR LOL	Unlatched Tx CDR LOL indicator, channel 2	
	1	Raw Tx1 CDR LOL	Unlatched Tx CDR LOL indicator, channel 1	1
	0	Raw Tx0 CDR LOL	Unlatched Tx CDR LOL indicator, channel 0	
22	All	Temperature1 MSB	First internally measured temperature	RO
16h		-		Rqrd.
23	All	Temperature1 LSB		
17h		_		
24	All	Temperature2 MSB	Second internally measured temperature	RO
18h				Opt.
25	All	Temperature2 LSB		
19h				
26	All	Supply 3.3-volt MSB	Internally measured supply voltage, 3.3	RO
1Ah			volt input voltage in 100uV units	Opt.
27	All	Supply 3.3-volt LSB		

Revision 3.0

1Bh				
28	All	Reserved		RO
1Ch				Opt.
29	All	Reserved		
1Dh				
30	All	Supply Current MSB	Internally measured supply current in 1 mA	RO
1Eh			units.	Opt.
31	All	Supply Current LSB		
1Fh				
32	All	Elapsed Operating	Elapsed (Power-on) Operating Time: Elapsed	RO
20h		Time MSB	time in 2 hour units coded as 16-bit	Opt.
33	All	Elapsed Operating	unsigned integer	
21h		Time LSB		

1

2 8.3.4 Channel Monitors

Real time channel monitoring is performed for each transmit and receive channel and includes Rx optical input power and Tx bias current. Alarm and warning threshold values should be interpreted in the same manner as real time 16-bit data.

8 Measured RX received optical power is in mW and can represent either average received 9 power or OMA depending upon how bit 3 of byte 220 (upper memory page 00h) is set. 10 Represented as a 16-bit unsigned integer with the power defined as the full 16-bit value 11 (0 - 65535) with LSB equal to 0.1 uW, yielding a total measurement range of 0 to 6.5535 12 mW (approx. -40 to +8.2 dBm).

Measured Tx bias current is in mA and are represented as a 16-bit unsigned integer with the current defined as the full 16-bit value (0 - 65535) with LSB equal to 2 uA, yielding a total measurement range of 0 to 131 mA.

17 18

13

Table 19: Channel Monitors (Page 0L)

ByteBitNameDescription34,AllRx8 Power MSBRx Light Input Monitor in 0.1µW	Туре
34, All Rx8 Power MSB Rx Light Input Monitor in 0.1µW	
	RO
22h units, channel 0	Opt.
35, All Rx8 Power LSB	
23h	
36, All Rx9 Power MSB Rx Light Input Monitor in 0.1µW	RO
24h units, channel 1	Opt.
37, All Rx9 Power LSB	
25h	
38, All Rx10 Power MSB Rx Light Input Monitor in 0.1µW	RO
26h units, channel 2	Opt.
39, All Rx10 Power LSB	
27h	
40, All Rx11 Power MSB Rx Light Input Monitor in 0.1µW	RO
28h units, channel 3	Opt.
41, All Rx11 Power LSB	
29h	
42, All Rx12 Power MSB Rx Light Input Monitor in 0.1µW	RO
2Ah units, channel 44	Opt.
43, All Rx12 Power LSB	
2Bh	
44, All Rx13 Power MSB Rx Light Input Monitor in 0.1µW	RO
2Ch units, channel 5	Opt.
45, All Rx13 Power LSB	
2Dh	
46, All Rx14 Power MSB Rx Light Input Monitor in 0.1µW	RO

Revision 3.0

2Eh			units, channel 6	Opt.
47, 2Fh	All	Rx14 Power LSB		
48, 30h	All	Rx15 Power MSB	Rx Light Input Monitor in 0.1µW units, channel 7	RO Opt.
49, 31h	All	Rx15 Power LSB		
50, 32h	All	Tx0 Bias MSB	Internally measured Tx bias current, channel 0	RO Opt.
51,	All	Tx0 Bias LSB		ομι.
33h 52,	All	Tx1 Bias MSB	Internally measured Tx bias	RO
34h 53,	All	Tx1 Bias LSB	current, channel 1	Opt.
35h 54,	All	Tx2 Bias MSB	Internally measured Tx bias	RO
36h 55,	All	Tx2 Bias LSB	current, channel 2	Opt.
37h				
56 , 38h	All	Tx3 Bias MSB	Internally measured Tx bias current, channel 3	RO Opt.
57 , 39h	All	Tx3 Bias LSB		
58, 3Ah	All	Tx4 Bias MSB	Internally measured Tx bias current, channel 4	RO Opt.
59, 3Bh	All	Tx4 Bias LSB		-
60, 3Ch	All	Tx5 Bias MSB	Internally measured Tx bias current, channel 5	RO Opt.
61, 3Dh	All	Tx5 Bias LSB	Current, channer 5	070.
62, 3Eh	All	Tx6 Bias MSB	Internally measured Tx bias current, channel 6	RO Opt.
63, 3Fh	All	Tx6 Bias LSB		
64, 40h	All	Tx7 Bias MSB	Internally measured Tx bias current, channel 7	RO Opt.
65, 41h	All	Tx7 Bias LSB		
66, 42h	All	Tx0 Power MSB	Internally measured Tx power, channel 0	RO Opt.
67, 43h	All	Tx0 Power LSB		0p0.
68, 44h	All	Tx1 Power MSB	Internally measured Tx power, channel 1	RO
69,	All	Tx1 Power LSB		Opt.
45h 70,	All	Tx2 Power MSB	Internally measured Tx power,	RO
46h 71,	All	Tx2 Power LSB	channel 2	Opt.
47h 72,	All	Tx3 Power MSB	Internally measured Tx power,	RO
48h 73,	All	Tx3 Power LSB	channel 3	Opt.
49h 74,	All	Tx4 Power MSB	Internally measured Tx power,	RO
4Ah 75,	All	Tx4 Power LSB	channel 4	Opt.
·•	1		1	

(
4Bh				
76,	All	Tx5 Power MSB	Internally measured Tx power,	RO
4Ch			channel 5	Opt.
77,	All	Tx5 Power LSB		
4Dh				
78,	All	Tx6 Power MSB	Internally measured Tx power,	RO
4Eh			channel 6	Opt.
79,	All	Tx6 Power LSB		
4Fh				
80,	All	Tx7 Power MSB	Internally measured Tx power,	RO
50h			channel 7	Opt.
81,	All	Tx7 Power LSB		
51h				

1

3

2 8.3.5 Control Fields

The control fields allow the host to dynamically change the behavior of the device. The changeable parameters include Tx input equalization, Rx pre-emphasis and output amplitude in addition to disabling channels or squelching and setting the channel polarities.

8 Tx Input Equalization Control has a four bit code block (bits 7-4 or 3-0) assigned to 9 each channel. Codes 1xxxb are reserved. Code 0111b calls for the maximum equalization 10 supported. Code 0000b calls for no equalization. Intermediate code values call for 11 intermediate levels of equalization. The exact Tx Equalization parameters are presented 12 in the device datasheet.

14 Rx Output Pre-emphasis Control has a four bit code block (bits 7-4 or 3-0) assigned to 15 each channel. Codes 1xxxb are reserved. Code 0111b calls for the maximum output pre-16 emphasis supported. Code 0000b calls for no output pre-emphasis. Intermediate code values 17 call for intermediate levels of output pre-emphasis. The exact Rx Pre-emphasis parameters 18 are presented in the device datasheet.

19

13

20 Rx Output Amplitude Control has a four bit code block (bits 7-4 or 3-0) assigned to each 21 channel. Codes 1xxxb are reserved. Code 0111b calls for the maximum output amplitude 22 supported. Code 0000b calls for the minimum output amplitude supported. Intermediate code 23 values call for intermediate levels of output amplitude. The exact Rx Amplitude 24 parameters are presented in the device datasheet.

25 26

Table 20: Control Fields (Page OL)

Byte	Bits	Name	Description	Туре
82	7-4	Tx1 Equalization	Tx input equalization, channel 1	RW
52h	3-0	Tx0 Equalization	Tx input equalization, channel 0	Opt.
83	7-4	Tx3 Equalization	Tx input equalization, channel 3	RW
53h	3-0	Tx2 Equalization	Tx input equalization, channel 2	Opt.
84	7-4	Tx5 Equalization	Tx input equalization, channel 5	RW
54h	3-0	Tx4 Equalization	Tx input equalization, channel 4	Opt.
85	7-4	Tx7 Equalization	Tx input equalization, channel 7	RW
55h	3-0	Tx6 Equalization	Tx input equalization, channel 6	Opt.
86	7	Tx7 Disable	Tx channel disable, channel 7	RW
56h	6	Tx6 Disable	Tx channel disable, channel 6	Opt.
	5	Tx5 Disable	Tx channel disable, channel 5	
	4	Tx4 Disable	Tx channel disable, channel 4	
	3	Tx3 Disable	Tx channel disable, channel 3	
	2	Tx2 Disable	Tx channel disable, channel 2	
	1	Tx1 Disable	Tx channel disable, channel 1	
	0	Tx0 Disable	Tx channel disable, channel 0	

0.7	-			
87	7	Tx7 Squelch Disable	Tx squelch disable, channel 7	RW
57h	6	Tx6 Squelch Disable	Tx squelch disable, channel 6	Opt.
-	5	Tx5 Squelch Disable	Tx squelch disable, channel 5	_
-	4	Tx4 Squelch Disable	Tx squelch disable, channel 4	-
-	3	Tx3 Squelch Disable	Tx squelch disable, channel 3	_
-	2	Tx2 Squelch Disable	Tx squelch disable, channel 2	_
Ļ	1	Tx1 Squelch Disable	Tx squelch disable, channel 1	
	0	Tx0 Squelch Disable	Tx squelch disable, channel 0	
88	7	Tx7 Polarity	Tx polarity flip, channel 7	RW
58h	6	Tx6 Polarity	Tx polarity flip, channel 6	Opt.
	5	Tx5 Polarity	Tx polarity flip, channel 5	
-	4	Tx4 Polarity	Tx polarity flip, channel 4	
	3	Tx3 Polarity	Tx polarity flip, channel 3	
	2	Tx2 Polarity	Tx polarity flip, channel 2	
	1	Tx1 Polarity	Tx polarity flip, channel 1	
	0	Tx0 Polarity	Tx polarity flip, channel 0	
89	7-4	Rx9 Pre-emphasis	Rx output equalization, channel 1	RW
59h	3-0	Rx8 Pre-emphasis	Rx output pre-emphasis, channel 0	Opt.
90	7-4	Rx11 Pre-emphasis	Rx output equalization channel 3	RW
5Ah	3-0	Rx10 Pre-emphasis	Rx output equalization, channel 2	Opt.
91	7-4	Rx13 Pre-emphasis	Rx output equalization, channel 5	RW
5Bh	3-0	Rx12 Pre-emphasis	Rx output equalization, channel 4	Opt.
92	7-4	Rx15 Pre-emphasis	Rx output equalization, channel 7	RW
5Ch	3-0	Rx14 Pre-emphasis	Rx output equalization, channel 6	Opt.
93	7-3	Reserved		RW
5Dh	, 0	1.0002.000		Opt.
0211	2	Soft Reset	Software reset, same effect as RST pin	RW
	2		boleware reset, same erreet as not prin	Rqrd.
	1	Power Set	Power override: codes x0 = no	RW
-	0	Power Override	override,	Opt.
	0		code 11 = low power, code 01 = high	01001
			power	
94	7-4	Rx9 Amplitude	Rx output amplitude, channel 1	RW
5Eh	3-0	Rx8 Amplitude	Rx output amplitude, channel 0	Opt.
95	7-4	Rx11 Amplitude	Rx output amplitude, channel 3	RW
5Fh	3-0	Rx10 Amplitude	Rx output amplitude, channel 2	Opt.
96	7-4	Rx13 Amplitude	Rx output amplitude, channel 5	RW
60h		Rx12 Amplitude	Rx output amplitude, channel 4	Opt.
97	7-4	Rx12 Amplitude	Rx output amplitude, channel 4 Rx output amplitude, channel 7	RW
97 61h	3-0		Rx output amplitude, channel 7 Rx output amplitude, channel 6	Opt.
	<u>3-0</u> 7	Rx14 Amplitude		_
98 62h		Rx15 Output Disable	Rx output disable, channel 7	RW Opt
1120	6	Rx14 Output Disable	Rx output disable, channel 6	Opt.
-	5	Rx13 Output Disable	Rx output disable, channel 5	-
F	4	Rx12 Output Disable	Rx output disable, channel 4	4
F	3	Rx11 Output Disable	Rx output disable, channel 3	4
ŀ	2	Rx10 Output Disable	Rx output disable, channel 2	_
F	1	Rx9 Output Disable	Rx output disable, channel 1	_
	0	Rx8 Output Disable	Rx output disable, channel 0	
99	7	Rx15 Squelch Disable	Rx squelch disable, channel 7	RW
63h	6	Rx14 Squelch Disable	Rx squelch disable, channel 6	Opt.
F	5	Rx13 Squelch Disable	Rx squelch disable, channel 5	
	4	Rx12 Squelch Disable	Rx squelch disable, channel 4	
	-	-		
F	3	Rx11 Squelch Disable	Rx squelch disable, channel 3	
-		Rx11 Squelch Disable Rx10 Squelch Disable	Rx squelch disable, channel 2	-
-	3	-		_
-	3 2	Rx10 Squelch Disable	Rx squelch disable, channel 2	-

64h	6	Rx14 Polarity	Rx polarity flip, channel 6	Opt.
	5	Rx13 Polarity	Rx polarity flip, channel 5	
	4	Rx12 Polarity	Rx polarity flip, channel 4	
	3	Rx11 Polarity	Rx polarity flip, channel 3	
	2	Rx10 Polarity	Rx polarity flip, channel 2	
	1	Rx9 Polarity	Rx polarity flip, channel 1	
	0	Rx8 Polarity	Rx polarity flip, channel 0	
101	7	Tx7 CDR Bypass	Tx CDR bypass, channel 7	RW
65h	6	Tx6 CDR Bypass	Tx CDR bypass, channel 6	Opt.
	5	Tx5 CDR Bypass	Tx CDR bypass, channel 5	
	4	Tx4 CDR Bypass	Tx CDR bypass, channel 4	
	3	Tx3 CDR Bypass	Tx CDR bypass, channel 3	
	2	Tx2 CDR Bypass	Tx CDR bypass, channel 2	
	1	Tx1 CDR Bypass	Tx CDR bypass, channel 1	
	0	Tx0 CDR Bypass	Tx CDR bypass, channel 0	
102	7	Rx15 CDR Bypass	Rx CDR bypass, channel 7	RW
66h	6	Rx14 CDR Bypass	Rx CDR bypass, channel 6	Opt.
	5	Rx13 CDR Bypass	Rx CDR bypass, channel 5	
	4	Rx12 CDR Bypass	Rx CDR bypass, channel 4	
	3	Rx11 CDR Bypass	Rx CDR bypass, channel 3	
	2	Rx10 CDR Bypass	Rx CDR bypass, channel 2	
-	1	Rx9 CDR Bypass	Rx CDR bypass, channel 1	
	0	Rx8 CDR Bypass	Rx CDR bypass, channel 0	

1 2

3 8.3.6 Interrupt Masks

4

17 18 19

5 The host system may control which flags result in an interrupt (IntL) by setting high 6 individual bits from a set of masking bits in bytes 103-116. There is one masking bit per 7 alarm flag. A 1 value in a masking bit prevents the assertion of the hardware IntL pin by 8 the corresponding latched flag bit. Masking bits are volatile and startup with all unmasked (masking bits 0). The mask bits may be used to prevent continued interruption 9 from recurring conditions, which would otherwise continually reassert the hardware IntL 10 pin (such as a monitor value hovering around an alarm threshold value). 11 12

13 The clearing of an interrupt mask bit will cause an interrupt to be generated only if the corresponding alarm flag became set while masked and has not been read (and cleared) by 14 the host computer system. There is a maximum of one interrupt generated per occurrence of 15 16 an alarm condition.

Table	21: 1	Interrupt Masks (Page OL)				
Byte	Bits	Name	Description	Туре		
103	7	M-Rx15 LOS	Masking bit for Rx LOS indicator, channel 7	RW		
67h	6	M-Rx14 LOS	Masking bit for Rx LOS indicator, channel 6	Opt.		
	5	M-Rx13 LOS	Masking bit for Rx LOS indicator, channel 5			
	4	M-Rx12 LOS	Masking bit for Rx LOS indicator, channel 4			
	3	M-Rx11 LOS	Masking bit for Rx LOS indicator, channel 3			
	2	M-Rx10 LOS	Masking bit for Rx LOS indicator, channel 2			
	1	M-Rx9 LOS	Masking bit for Rx LOS indicator, channel 1			
	0	M-Rx8 LOS	Masking bit for Rx LOS indicator, channel 0			
104	7	M-Tx7 LOS	Masking bit for Tx LOS indicator, channel 7	RW		
68h	6	M-Tx6 LOS	Masking bit for Tx LOS indicator, channel 6	Opt.		
	5	M-Tx5 LOS	Masking bit for Tx LOS indicator, channel 5			
	4	M-Tx4 LOS	Masking bit for Tx LOS indicator, channel 4			
	3	M-Tx3 LOS	Masking bit for Tx LOS indicator, channel 3			
	2	M-Tx2 LOS	Masking bit for Tx LOS indicator, channel 2			

	1	M-Tx1 LOS	Masking bit for Tx LOS indicator, channel 1	
	0	M-Tx0 LOS	Masking bit for Tx LOS indicator, channel 0	-
105	7	M-Tx7Fault	Masking bit for TxFault indicator, channel 7	RW
69h	6	M-Tx6Fault	Masking bit for TxFault indicator, channel 6	Opt.
0,011	5	M-Tx5Fault	Masking bit for TxFault indicator, channel 5	
	4	M-Tx4Fault	Masking bit for TxFault indicator, channel 4	_
	3	M-Tx3Fault	Masking bit for TxFault indicator, channel 3	_
	2	M-IXSFAULC M-Tx2Fault	Masking bit for TxFault indicator, channel 2	
	1			-
		M-Tx1Fault	Masking bit for TxFault indicator, channel 1	
100	0	M-Tx0Fault	Masking bit for TxFault indicator, channel 0	D O
106 6Ah	7	M-Temp High	Masking bit for first temperature monitor high alarm indicator	RO Rqrd.
	6	M-Temp Low	Masking bit for first temperature monitor low alarm indicator	
	5	M-Temp High	Masking bit for first temperature monitor high	
		Warning	warning indicator	
	4	M-Temp Low Warning	Masking bit for first temperature monitor low	-
			warning indicator	
	3	M-Temp2 High	Masking bit for second temperature monitor high	_
	Ŭ		alarm indicator	
	2	M-Temp2 Low	Masking bit for second temperature monitor low	1
			alarm indicator	
	1	M-Temp2 High	Masking bit for second temperature monitor high	_
	-	Warning	warning indicator	
	0	M-Temp2 Low	Masking bit for second temperature monitor low	_
	Ũ	Warning	warning indicator	
107	7	M-Vcc3.3 High	Masking bit for 3.3 volts power supply monitor	RW
6Bh	,		high alarm	Opt.
0211	6	M-Vcc3.3 Low	Masking bit for 3.3 volts power supply monitor	01000
	Ũ		low alarm	
	5-0	Reserved		
108	7	M-Rx15 Power Low	Masking bit for Rx input power low warning	RW
6Ch		Warning	indicator, channel 7	Opt.
	6	M-Rx14 Power Low	Masking bit for Rx input power low warning	1
		Warning	indicator, channel 6	
	5	M-Rx13 Power Low	Masking bit for Rx input power low warning	
	_	Warning	indicator, channel 5	
	4	M-Rx12 Power Low	Masking bit for Rx input power low warning	
		Warning	indicator, channel 4	
	3	M-Rx11 Power Low	Masking bit for Rx input power low warning	
	_	Warning	indicator, channel 3	
	2	M-Rx10 Power Low	Masking bit for Rx input power low warning	
	_	Warning	indicator, channel 2	
	1	M-Rx9 Power Low	Masking bit for Rx input power low warning	
		Warning	indicator, channel 1	
	0	M-Rx8 Power Low	Masking bit for Rx input power low warning	
	-	Warning	indicator, channel 0	
109	7	M-Rx15 Power Low	Masking bit for Rx input power low alarm	RW
6Dh		Alarm	indicator, channel 7	Opt.
	6	M-Rx14 Power Low	Masking bit for Rx input power low alarm	
	Ŭ	Alarm	indicator, channel 6	
	5	M-Rx13 Power Low	Masking bit for Rx input power low alarm	1
		Alarm	indicator, channel 5	
	4	M-Rx12 Power Low	Masking bit for Rx input power low alarm	-
	Т	Alarm	indicator, channel 4	
	3	M-Rx11Power Low	Masking bit for Rx input power low alarm	-
	3	Alarm	indicator, channel 3	
I	L	M-Rx10Power Low	Masking bit for Rx input power low alarm	-
	2			

		Alarm	indicator, channel 2	
-	1	M-Rx9Power Low	Masking bit for Rx input power low alarm	
	T			
-	0	Alarm	indicator, channel 1	
	0	M-Rx8Power Low	Masking bit for Rx input power low alarm	
110	_	Alarm	indicator, channel 0	
110	7	M-Rx15Power High	Masking bit for Rx input power high alarm	RW
6Eh		Alarm	indicator, channel 7	Opt.
	6	M-Rx14 Power High	Masking bit for Rx input power high alarm	
_		Alarm	indicator, channel 6	
	5	M-Rx13 Power High	Masking bit for Rx input power high alarm	
		Alarm	indicator, channel 5	
	4	M-Rx12 Power High	Masking bit for Rx input power high alarm	
		Alarm	indicator, channel 4	
	3	M-Rx11 Power High	Masking bit for Rx input power high alarm	
		Alarm	indicator, channel 3	
	2	M-Rx10 Power High	Masking bit for Rx input power high alarm	
		Alarm	indicator, channel 2	
	1	M-Rx9 Power High	Masking bit for Rx input power high alarm	
		Alarm	indicator, channel 1	
Ē	0	M-Rx8 Power High	Masking bit for Rx input power high alarm	
		Alarm	indicator, channel 0	
111	7	M-Tx7 Bias Low	Masking bit for Tx bias current low alarm	RW
6Fh		Alarm	indicator, channel 7	Opt.
-	6	M-Tx6 Bias Low	Masking bit for Tx bias current low alarm	
		Alarm	indicator, channel 6	
_	5	M-Tx5 Bias Low	Masking bit for Tx bias current low alarm	
	0	Alarm	indicator, channel 5	
-	4	M-Tx4 Bias Low	Masking bit for Tx bias current low alarm	
	-1	Alarm	indicator, channel 4	
_	3	M-Tx3 Bias Low	Masking bit for Tx bias current low alarm	
	5	Alarm	indicator, channel 3	
_	2	M-Tx2 Bias Low	Masking bit for Tx bias current low alarm	
	2	Alarm	indicator, channel 2	
-	1	M-Tx1 Bias Low	Masking bit for Tx bias current low alarm	
	T	Alarm	indicator, channel 1	
_	0	M-TxOBias Low	Masking bit for Tx bias current low alarm	
	0	Alarm	indicator, channel 0	
112	7	M-Tx7Bias High	Masking bit for Tx bias current high alarm	RW
70h	/	M-IX/BIAS HIGH	indicator, channel 7	Opt.
/011	6	M The Diag Uigh		opt.
	0	M-Tx6 Bias High Alarm	Masking bit for Tx bias current high alarm	
_	5	M-Tx5 Bias High	indicator, channel 6	
	5	Alarm	Masking bit for Tx bias current high alarm	
	4		indicator, channel 5	
	4	M-Tx4 Bias High	Masking bit for Tx bias current high alarm	
-	2	Alarm	indicator, channel 4	
	3	M-Tx3 Bias High	Masking bit for Tx bias current high alarm	
F	~	Alarm	indicator, channel 3	_
	2	M-Tx2 Bias High	Masking bit for Tx bias current high alarm	
F		Alarm	indicator, channel 2	
	1	M-Tx1 Bias High	Masking bit for Tx bias current high alarm	
F	_	Alarm	indicator, channel 1	
	0	M-TxO Bias High	Masking bit for Tx bias current high alarm	
		Alarm	indicator, channel 0	
113	7	M-Tx7 Power Low	Masking bit for Tx output power low alarm	RW
71h		Alarm	indicator, channel 7	Opt.
	6	M-Tx6 Power Low	Masking bit for Tx output power low alarm	
		Alarm	indicator, channel 6	
-	5	M-Tx5 Power Low	Masking bit for Tx output power low alarm	

_		Alarm	indicator, channel 5	_
	4	M-Tx4 Power Low	Masking bit for Tx output power low alarm	
_		Alarm	indicator, channel 4	_
	3	M-Tx3 Power Low	Masking bit for Tx output power low alarm	
-		Alarm	indicator, channel 3	
	2	M-Tx2 Power Low	Masking bit for Tx output power low alarm	
_		Alarm	indicator, channel 2	_
	1	M-Tx1 Power Low	Masking bit for Tx output power low alarm	
_		Alarm	indicator, channel 1	_
	0	M-Tx0Power Low	Masking bit for TX output power low alarm	
			indicator, channel 0	
114	7	M-Tx7Power High	Masking bit for TX output power high alarm	RW
72h			indicator, channel 7	Opt.
	6	M-Tx6 Power High	Masking bit for Tx output power high alarm	
_		Alarm	indicator, channel 6	
	5	M-Tx5 Power High	Masking bit for Tx output power high alarm	
-		Alarm	indicator, channel 5	_
	4	M-Tx4 Power High	Masking bit for Tx output power high alarm	
-		Alarm	indicator, channel 4	_
	3	M-Tx3 Power High	Masking bit for Tx output power high alarm	
-		Alarm	indicator, channel 3	_
	2	M-Tx2 Power High	Masking bit for Tx output power high alarm	
-		Alarm	indicator, channel 2	_
	1	M-Tx1 Power High	Masking bit for Tx output power high alarm	
-		Alarm	indicator, channel 1	-
	0	M-Tx0 Power High	Masking bit for Tx output power high alarm	
		Alarm	indicator, channel 0	
115	7	M-Rx15CDR LOL	Masking bit for RxCDR LOL indicator, channel 7	RW
73h	6	M-Rx14CDR LOL	Masking bit for RxCDR LOL indicator, channel 6	Opt.
-	5	M-Rx13CDR LOL	Masking bit for RxCDR LOL indicator, channel 5	_
-	4	M-Rx12CDR LOL	Masking bit for RxCDR LOL indicator, channel 4	_
-	3	M-Rx11CDR LOL	Masking bit for RxCDR LOL indicator, channel 3	_
-	2	M-Rx10CDR LOL	Masking bit for RxCDR LOL indicator, channel 2	
-	1	M-Rx9CDR LOL	Masking bit for RxCDR LOL indicator, channel 1	
	0	M-Rx8CDR LOL	Masking bit for RxCDR LOL indicator, channel 0	
116	7	M-Tx7CDR LOL	Masking bit for TxCDR LOL indicator, channel 7	RW
74h	6	M-Tx6CDR LOL	Masking bit for TxCDR LOL indicator, channel 6	Opt.
	5	M-Tx5CDR LOL	Masking bit for TxCDR LOL indicator, channel 5	
	4	M-Tx4CDR LOL	Masking bit for TxCDR LOL indicator, channel 4	
	3	M-Tx3CDR LOL	Masking bit for TxCDR LOL indicator, channel 3	
	2	M-Tx2CDR LOL	Masking bit for TxCDR LOL indicator, channel 2	
	1	M-Tx1CDR LOL	Masking bit for TxCDR LOL indicator, channel 1	
	0	M-Tx0CDR LOL	Masking bit for TxCDR LOL indicator, channel 0	

1

2 8.3.7 Alarm Flags Persistence Control

3 4 The Alarm Flags Persistence controls determine the behavior of the Interrupt Flag bits in 5 bytes 3 to 16. Normally, the interrupt flag bytes are cleared when they are read by the host system and not reasserted unless the alarm condition goes away and then comes back 6 again. However, if the persistence control bit appropriate to an alarm flag is set, the 7 8 bit in the Interrupt Flags field is immediately reasserted after the clear-on-read; note 9 that this reassertion does not cause an interrupt to be generated (implicit masking); there is a maximum of one interrupt generated per occurrence of an alarm condition. The 10 alarm persistence control bytes may be loaded from non-volatile memory at power on or 11 12 reset.

14

Table	22:	Alarm	Persistence	Control	(Page	0L)
-------	-----	-------	-------------	---------	-------	-----

Byte	Bit	Name	Description	Туре
117	7-2	Reserved	▲ 	RW
75h	1	Persistent CDR LOL Tx alarm	Writing 1b causes CDR LOL Tx alarms in byte 16 to be reasserted after clear-on-read if the CDR LOL condition persists.	Opt.
	0	Persistent CDR LOL Rx alarm	Writing 1b causes CDR LOL Rx alarms in byte 15 to be reasserted after clear-on-read if the CDR LOL condition persists.	-
118 76h	7	Persistent LOS Tx alarm	Writing 1b causes Tx LOS alarms in byte 4 to be reasserted after clear-on-read if the LOS condition persists.	RW Opt.
	6	Persistent LOS Rx alarm	Writing 1b causes Rx LOS alarms in byte 3 to be reasserted after clear-on-read if the LOS condition persists.	
	5	Persistent Fault Tx alarm	Writing 1b causes Fault Tx alarms in byte 5 to be reasserted after clear-on-read if the Fault condition persists.	
	4	Persistent Bias Tx alarm	Writing 1b causes Tx Bias alarms in bytes 11 and 12 to be reasserted after clear-on-read if the alarm condition persists.	
	3	Persistent Power Tx alarm	Writing 1b causes Tx Power alarms in bytes 13 and 14 to be reasserted after clear-on-read if the alarm condition persists.	
	2	Persistent Power Rx alarm	Writing 1b causes Rx Power alarms in bytes 9 and 10 to be reasserted after clear-on-read if the alarm condition persists.	
	1	Persistent Temperature Tx alarm	Writing 1b causes Temperature alarms in byte 6 to be reasserted after clear-on-read if the alarm condition persists.	
	0	Persistent Voltage Tx alarm	Writing 1b causes Voltage alarms in byte 7 to be reasserted after clear-on-read if the alarm condition persists.	

6

8

16

18

7 8.3.8 Password Entry and Change

9 Bytes 119-126 are reserved for the password entry function. The Password entry bytes are 10 write only and will be retained until power down, reset, or rewritten by host. This 11 function is used to control write access to vendor specific page 02h (eeprom) and other 12 upper pages. Additionally, module vendors may use this function to implement write 13 protection of Serial ID and other read only information. Note that multiple module 14 manufacturer passwords may be defined to allow selective access to write to various 15 sections of memory as allowed above.

17 8.3.9 Page Select Byte

19 The value written to the page select determines which upper page is accessed at addresses 20 128 to 255 (80h to FFh). Attempting to access non-existent upper pages will cause writes 21 to be ignored and reads to return all zeros, all ones, or some other preset value. 22

1 8.4 Upper Pag	e 00h
-----------------	-------

3 Upper Page 00h consists of the Serial ID and is used for read only identification 4 information. The Serial ID is divided into the Base ID Fields, Extended ID Fields and 5 Vendor Specific ID Fields.

6 8.4.1 Base ID

7

2

8 The Base ID area provides basic information about the device.9 The format of the Serial ID Memory Map is illustrated as follows:

10

11 Table 23: Upper Page 0 Overview (Page 0h)

Serial ID	Size	Name	Description
Fields	(bytes)		
(Page			
Oh)Address			
Base ID Fie			
128	1	Identifier	Identifier Type of Module
129	1	Ext. Identifier	Extended Identifier
130	1	Connector	Code for connector type
131-138	8	Specification	Code for electronic compatibility or
		compliance	optical compatibility
139	1	Encoding	Code for serial encoding algorithm
140	1	BR, nominal	Nominal bit rate, units of 100 MBits/s
141	1	Extended rate	Tags for extended rate select compliance
		select	
		compliance	
142-146	5	Link length	Link length / transmission media
147	1	Device tech	Device technology
148-163	16	Vendor name	Vendor name (ASCII)
164	1	Extended Module	Extended Module codes for InfiniBand
165-167	3	Vendor OUI	Vendor IEEE company ID
168-183	16	Vendor PN	Part number provided by vendor (ASCII)
184-185	2	Vendor rev	Revision level for part number provided by vendor (ASCII)
186-187	2	Wavelength or	Nominal laser wavelength
		Copper cable	(wavelength=value/20 in nm) or copper cable
		Attenuation	attenuation in dB at 2.5GHz (Adrs 186) and 5.0GHz (Adrs 187)
188-189	2	Wavelength	Guaranteed range of laser wavelength (+/-
		tolerance	value) from nominal wavelength. (wavelength
			Tolerance=value/200 in nm)
190	1	Max case temp.	Maximum case temperature in degrees C
191	1	CC_BASE	Check code for base ID fields (addresses 128-190 inclusive)
Extended II	Fields		
192-195	4	Options	Indicates which optional capabilities are
			implemented in the Module
196-211	16	Vendor S/N	Vendor product serial number
212-219	8	Date Code	Vendor's manufacturing date code
220	1	Diagnostic	Indicates which types of diagnostic
		Monitoring Type	monitoring are implemented in the Module
221-222	2	Enhanced Options	Indicates which optional enhanced features are implemented in the Module.
223	1	CC_EXT	Check code for the Extended ID Fields (addresses 192-222 inclusive)

		224-255	32	Vendor-Specific	Vendor-specific ID information	
--	--	---------	----	-----------------	--------------------------------	--

2 8.4.2 Identifier and Extended Identifier

4 The identifier value specifies the physical device described by the serial information. 5 This field should contain the same value as byte 0 in the lower page. These values are 6 maintained in the Transceiver Management section of SFF-8024.

8 The extended identifier identifies the power consumption class that the device belongs to 9 and provides additional information such as whether the Module card contains a CDR 10 function. The power classes indicate the power consumed per circuit board.

11 12 13

1

3

7

Table 24: Identifiers (Page Oh)

TUDIC	21.1	achierrers (rage on)		
Byte	Bits	Name	Description	Туре
128	All	Identifier	Identifier - Type of Serial Module	RO
80h			CDFP style 1 or style $2 = 13h$	Rqrd.
129	7-5	Module Card Power	000: Power class 1 (3.0 W maximum)	RO
81h		Class	001: Power class 2 (4.0 W maximum)	Rqrd.
			010: Power class 3 (5.0 W maximum)	
			011: Power class 4 (6.0 W maximum)	
			100: Power class 5 - maximum	
			specified in byte 145	
			101-111: reserved	
	4	CLEI code presence	Coded 1 if CLEI code present in	
		_	page 02h, otherwise coded 0	
	3	CDR present in TX	Coded 1 if Tx channels include CDRs	
	2	CDR present in RX	Coded 1 if Rx channels include CDRs	
	1-0	CDR Power Class	00: Less than 50 mW per CDR channel	
			01: 50 to 100 mW per CDR channel	
			10: 100 to 200 mW per CDR channel	
			11: More than 200 mW per CDR	
			channel	

14 15

17

16 8.4.3 Connector Type (Address 130)

18 The Connector value indicates the external connector provided on the interface. This 19 value shall be included in the serial data. The defined connector type values are shown 20 in the following table:

21 22 23

Table 25: Connector Types

Value	Description of Connector	
00h	Unknown or unspecified	
01h	SC (Subscriber Connector)	
02h	FC Style 1 copper connector	
03h	FC Style 2 copper connector	
04h	BNC/TNC	
05h	Fibre Channel coax headers	
06h	Fiber jack	
07h	Dual LC (Lucent Connector)	
08h	MT-RJ (Mechanical Transfer-Registered Jack	
09h	MU (Multiple Optical)	
0Ah	SG	

OBh	Optical Pigtail		
0Ch	MPO 1x12 (Multifiber Parallel Optic)		
0Dh	MPO 2x16		
0E-1Fh	Reserved		
20h	HSSDC II (High Speed Serial Data Connector)		
21h	Copper pigtail		
22h	RJ45 (Registered Jack)		
23h No separable connector			
24h	MXC 2x16		
25h-7Fh	Reserved		
80-FFh Vendor specific			
Note: 01h to	Note: 01h to 05h are not SFP-compatible, and are included		
for compatib	ility with GBIC standards.		

1

2

3

8.4.4 Specification Compliance

The Specification Compliance fields are bit-significant indicators defining the electronic or optical interfaces that are supported by the device. For Fibre Channel support, the Fibre Channel speed, transmission media, transmitter technology, and distance capability shall all be indicated.

8 9

10 Table 26: Specification compliance (Page Oh)

Tabic	20. L	pecification comp	france (rage on)	
Byte	Bits	Name	Description	Туре
131	All		10/40G Ethernet Compliance Code	RO
83h				Rqrd.
132	All		SONET Compliance codes	RO
84h				Rqrd.
133	All		SAS/SATA compliance codes	RO
85h				Rqrd.
134	All		Gigabit Ethernet Compliant codes	RO
86h				Rqrd.
135	All		Fibre Channel link length	RO
87h				Rqrd.
136	All		Fibre Channel Transmitter Technology	RO
88h				Rqrd.
137	All		Fibre Channel transmission media	RO
89h				Rqrd.
138	All		Fibre Channel Speed	RO
8Ah				Rqrd.

11

12 8.4.5 Encoding (Address 139)

13

14 The encoding value indicates the serial encoding mechanism that is the nominal design 15 target of the particular device. This value shall be contained in the serial data. The 16 defined encoding values shown in the following table:

1 2 3

Table 27: Encoding values

<u> </u>	Z7. Dicouring	Varues
	Code	Description of encoding mechanism
	00h	Unspecified
	01h	8B10B
	02h	4B5B
	03h	NRZ
	04h	SONET Scrambled
	05h	64B66B
	06h	Manchester
	07h	256B/257B (transcoded FEC-enabled data)
	08h-FFh	Reserved

4

6

5 8.4.6 BR, nominal (Address 140)

7 The nominal bit rate (BR, nominal) is specified in units of 100 Megabits per second, 8 rounded off to the nearest 100 Megabits per second. The bit rate includes those bits 9 necessary to encode and delimit the signal as well as those bits carrying data 10 information. A value of 0 indicates that the bit rate is not specified and must be 11 determined from the device technology. The actual information transfer rate may depend on 12 the encoding of the data, as defined by the encoding value. For BR > 25.4Gb/s, set this 13 to FFh and use Address 222.

14

16

15 8.4.7 Extended Rate Select and Global Options

17 The Extended RateSelect Compliance field is used to allow a single device the flexibility 18 to comply with single or multiple Extended RateSelect definitions. A supported definition 19 is indicated by presence of a "1" in the specified bit position. 20

Table 28: Extended rate-select compliance (Page Oh)

		Name		The second
Byte			Description	Туре
141	7	Global Tx Disable	Coded 1 if any Tx Disable control bit being	RO
8Dh			set disables all Tx channels	Rqrd.
	6	Global Tx Squelch	Coded 1 if any Tx Squelch Disable control bit	
		Disable	being set disables squelching for all Tx	
			channels	
	5	Global Tx	Coded 1 if writing to any Tx Equalization	
		Equalization	control field writes the same value to all Tx	
			Equalization control fields	
	4	Global Rx Output	Coded 1 if any Rx Output Disable control bit	-
		Disable	being set disables the output on all Rx	
			channels	
	3	Global Rx Squelch	Coded 1 if any Rx Squelch Disable control bit	-
		Disable	being set disables squelching for all Rx	
			channels	
	2	Global Rx Pre-	Coded 1 if writing to any Rx Pre-Emphasis	-
		Emphasis	control field writes the same value to all Rx	
			Pre-Emphasis control fields	
	1	Global Rx Output	Coded 1 if writing to any Rx Output Amplitude	-
		Amplitude	control field writes the same value to all Rx	
			Output Amplitude control fields	
	0	Rate Select Version	Coded 1 if QSFP+ Rate Select Version 1	
			implemented. This functionalityis different	
			from SFF-8472 and SFF-8431.	
	1	1	1	

8.4.8 Link Length

 The link length fields specify the data link length in various transmission media. In each case, a value of zero means that the device does not support the transmission media or that the length information must be determined from the device technology.

Table	29:	Link	Length	(Page	Oh)	
-------	-----	------	--------	-------	-----	--

Address	Bits	Name	Description	Туре
142	7	New length format	Indicates 16-bit link length and use	RO
8Eh			of variable cable length scale method	Rqrd.
	6-5	Cable length scale	0= length is in meters	RO
			1= length is in kilometers	Rqrd.
			2= length is in multiples of 32 meters	
			3= length is in multiples of 1/256	
			meters	
	4-0	Transmission Media	1= 62.5/125 um MMF (OM1)	RO
			2= 50/125um MMF (OM2)	Rqrd.
			3= EBW 50/125 um MMF (OM3)	
			4= EBW 50/125um MMF (OM4)	
			5= SMF	
			6= Copper	
143	All	Link Length MSB	Link length in the units identified by	RO
8Fh			the Cable Length Scale	Rqrd.
144	All	Link Length LSB		
90h				
145	All	Maximum Power	Module card maximum power in tenth-	RO
91h			watt units, rounded to the nearest	Rqrd.
			unit. A byte value of 255 indicates a	
			maximum power greater than 25.4 Watts.	
146	All	Reserved		RO
92h				Rqrd.

11 8.4.9 Device Technology (Address 147)

13 The device technology byte specifies the technology used in the device. Four bits are 14 used to identify the technology type and the remaining four bits are used to indicate 15 options implemented.

Table 30: Device technology

Desta	Dite	N	Description	m
Byte	Bits	Name	Description	Туре
147	7-4	Technology	Transmitter technology code	RO
93h	3	Wavelength control	0: No wavelength control	Rqrd.
			1: Active wavelength control	
	2	Cooling	0: Uncooled transmitter device	
			1: Cooled transmitter	
	1	Detector type	0: Pin detector	
			1: APD detector	
	0	Tunable	0: Transmitter not tunable	
			1: Transmitter tunable	

1

mable 2	1. Maabaala	
	1: Technolo	51
C	ode	Description of physical device
0	Oh	850 nm VCSEL
0	lh	1310 nm VCSEL
0	2h	1550 nm VCSEL
0	3h	1310 nm FP
0	4h	1310 nm DFB
0	5h	1550 nm DFB
0	6h	1310 nm EML
0	7h	1550 nm EML
0	8h	Others
0	9h	1490 nm DFB
0.	Ah	Copper cable unequalized
01	Bh	Copper cable passive equalized
00	Ch	Copper cable, near and far end limiting active equalizers
01	Dh	Copper cable, far end limiting active equalizers
01	Eh	Copper cable, near end limiting active equalizers
0	Fh	Copper cable, linear active equalizers

2 3

4 8.4.10 Vendor Name (Addresses 148-163)

5 The vendor name is a 16 character field that contains ASCII characters, left aligned and 6 padded on the right with ASCII spaces (20h). The vendor name shall be the full name of 7 8 the corporation, a commonly accepted abbreviation of the name of the corporation, the 9 SCSI company code for the corporation, or the stock exchange code for the corporation. At least one of the vendor name or the vendor OUI fields shall contain valid serial data. 10 11

12 8.4.11 Extended Module Code

13

The Extended Module Code defines the electronic or optical interfaces for InfiniBand that 14 15 are supported by the device.

16 17 18

Byte	Bits	Name	Description	Туре
164	7-5	Reserved		RO
A4h	4	EDR Speed	Coded 1 for EDR Speed support	Rqrd.
	3	FDR Speed	Coded 1 for FDR Speed support	
	2	QDR Speed	Coded 1 for QDR Speed support	
	1	DDR Speed	Coded 1 for DDR Speed support	
	0	SDR Speed	Coded 1 for SDR Speed support	

Table 32: Extended module code (Page Oh)

19

8.4.12 Vendor Organizationally Unique Identifier (OUI, Address 165-167) 20

21

22 The vendor organizationally unique identifier field (vendor OUI) is a 3-byte field that 23 contains the IEEE Company Identifier for the vendor. A value of all zero in the 3-byte 24 field indicates that the Vendor OUI is unspecified. 25

26 8.4.13 Vendor Part Number (Address 168-183)

27

28 The vendor part number (vendor PN) is a 16-byte field that contains ASCII characters, 29 left aligned and padded on the right with ASCII spaces (20h), defining the vendor part

1 number or product name. A value of all zero in the 16-byte field indicates that the 2 vendor part number is unspecified.

3 8.4.14 Vendor Revision Number (Address 184-185)

5 The vendor revision number (vendor rev) is a 2-byte field that contains ASCII characters, 6 left aligned and padded on the right with ASCII spaces (20h), defining the vendor's 7 product revision number. A value of all zero in the field indicates that the vendor Rev 8 is unspecified.

9 8.4.15 Wavelength (Address 186-187)

10

4

The wavelength field specifies the nominal transmitter output wavelength at room temperature; this is al6-bit value with byte 186 as the high order byte and byte 187 as the low order byte. The laser wavelength value is equal to the 16-bit integer value of the wavelength in nm divided by 20 (units of 0.05nm). This resolution should be adequate to cover all relevant wavelengths yet provide enough resolution for all expected applications. For accurate representation of controlled wavelength applications, this value should represent the center of the guaranteed wavelength range.

19 If the cable is identified as a copper cable, these addresses will be used to define the 20 cable attenuation. Address 186 (00-FFh) holds an 8 bit value indicating the copper cable 21 attenuation at 2.5GHz in units of 1 dB. Address 187 (00-FFh) holds an 8 bit value 22 indicating the copper cable attenuation at 5.0GHz in units of 1 dB. An indication of 0 dB 23 attenuation refers to the case where the attenuation is not known or is unavailable. 24

26

32

39

25 8.4.16 Wavelength Tolerance (Address 188-189)

The wavelength tolerance is the guaranteed +/- range of the transmitter output wavelength under all normal operating conditions; this is al6-bit value with byte 188 as the high order byte and byte 189 as the low order byte. The laser wavelength tolerance is equal to the 16-bit integer value in nm divided by 200 (units of 0.005nm). Thus, the following two examples:

33	Example 1:
34	10GBASE-LR Wavelength Range = 1260 to 1355 nm
35	Nominal Wavelength in bytes 186 - 187 = 1307.5 nm.
36	Represented as INT (1307.5 nm * 20) = 26150 = 6626h
37	Wavelength Tolerance in bytes 188 - 189 = 47.5nm.
38	Represented as INT (47.5 nm * 200) = 9500 = 251Ch

40 Example 2: 41 ITU-T Grid Wavelength = 1534.25 nm with 0.236 nm Tolerance 42 Nominal Wavelength in bytes 186 - 187 = 1534.25 nm. 43 Represented as INT (1534.25nm * 20) = 30685 = 77DDh 44 Wavelength Tolerance in bytes 188 - 189 = 0.236 nm. 45 Represented as INT (0.236 nm * 200) = 47 = 002Fh 46

47

49

48 8.4.17 Maximum Case Temperature (Address 190)

50 The maximum case temperature field allows specification of a maximum case temperature 51 other than the standard default of 70C. The maximum case temperature is an 8-bit value in 52 degrees C. 53

8.4.18 CC-BASE (Address 191)

The check code is a one byte code that can be used to verify that the first 63 bytes of serial information in the device is valid. The check code shall be the low order 8 bits of the sum of the contents of all the bytes from byte 128 to byte 190, inclusive.

7 8.4.19 Options

8 9

1

9 The bits in the options field shall specify the options implemented in the Module. 10

Table 33: Options (Page Oh)

	Bit	Name	Description	Туре
192				
~ ~ ~ ~	All	Extended Ethernet	00h Unspecified	RO
COh		Compliance Codes	01h 100G AOC (Active optical cable)	Rqrd.
			02h 100GBASE-SR4	
			03h 100GBASE-LR4	
			04h 100GBASE-ER4	
			05h 100GBASE-SR10	
			06h 100G CWDM4 Coarse WDM SMF	
			07h 100G PSM4 Parallel SMF	
			08h 40GBASE-ER4	
100	_		09-FFh Reserved	
193	7	Reserved		RO
Clh	6	Reserved		Rqrd.
	5	Rx polarity flip	Coded 1 if Rx polarity flip control	
		implemented	provided	4
	4	Tx polarity flip	Coded 1 if Tx polarity flip control	
		implemented	provided	-
	3	TX input	Coded 1 if Tx equalization control	
		Equalization	provided	
	-	implemented		_
	2	Rx Loss of Signal	Coded 1 if Rx LOS alarm flags	
	1	implemented	provided	_
	1	Rx preemphasis	Coded 1 if Rx pre-emphasis control	
	0	implemented	provided	_
	0	Rx output amplitude	Coded 1 if Rx output amplitude	
104	7	implemented	control provided	DO
194 C2h	7	Tx CDR Bypass	Coded 1 if Tx CDR bypass control	RO Deve el
C211	C	implemented	provided	Rqrd.
	6	Rx CDR Bypass implemented	Coded 1 if Rx CDR bypass control	
-	5	Tx CDR Loss of Lock	provided Coded 1 if Tx CDR LOL alarm flag	-
	5	(LOL) Flag	provided i ii ix CDR LOL alarm liag	
		implemented	Provided	
	4	Rx CDR Loss of Lock	Coded 1 if Rx CDR LOL alarm flag	-
	г	(LOL) Flag	provided	
		implemented	provided	
-	3	Rx Squelch Disable	Coded 1 if Rx Squelch Disable	-
	Š	implemented	control provided	
	2	Rx Output Disable	Coded 1 if Rx Output Disable	1
		implemented	control provided	
	1	Tx Squelch Disable	Coded 1 if Tx Squelch Disable	1
		implemented	control provided	
	0	Tx Squelch present	Coded 1 if Tx Squelch provided	1
	-	Memory page 02	Coded 1 if memory page 02h provided	RO
195	7	Memory page 02		

6	Memory page 01	Coded 1 if memory page 01h provided	
	present		
5	Tx Rate Select	Coded 1 if Tx Rate Select control	
	implemented	provided	
4	Tx Disable	Coded 1 if Tx Disable control	
	implemented	provided	
З	Tx Fault Flag	Coded 1 if Tx Fault supported	
	implemented		
2	Tx Squelch Pave	Coded 1 if Tx Squelch implemented	
		to reduce Pave; coded 0 if Tx	
		Squelch implemented to reduce OMA	
1	Tx LOS Flag	Coded 1 if Tx LOS alarm flag	
	implemented	provided	
0	Rx Squelch present	Coded 1 if Rx Squelch provided	

1 2

3

4

13

15

18

25

27

8.4.20 Vendor Serial Number

5 The vendor serial number (vendor SN) is a 16-character field that contains ASCII 6 characters, left aligned and padded on the right with ASCII spaces (20h), defining the 7 vendor's serial number for the Product. Note that some products may use two or more 8 modules connected by optical fiber; individual module serial numbers are stored in the vendor-specific area. Direct attach cables are defined to have common serial numbers on 9 both sides with -A, -B to identify the different ends. Both CDFP boards in a single 10 module on one side have the same letter. Octopus cables use the additional letters -C,-D 11 etc. A module with a separable connector uses -T (transceiver). 12

14 8.4.21 Date Code

16 The date code is an 8-byte field that contains the vendor's date code in ASCII 17 characters. The date code is mandatory. The date code shall be in the following format:

19	Bytes 212-213:	ASCII code, two low order digits of year (00=2000)
20	Bytes 214-215:	ASCII code digits of month (01=Jan through 12=Dec)
21	Bytes 216-217:	ASCII code day of month (01-31)
22	Bytes 218-219:	ASCII code, vendor specific lot code, may be blank
23		

24 The date code and vendor serial number fields are the same as specified for QSFP.

26 8.4.22 Diagnostic Monitoring Type

Diagnostic Monitoring Type is a 1-byte field with 8 single bit indicators describing how diagnostic monitoring is implemented in the particular Module. Bit indicators are as follows:

Table 34: Diagnostic Monitoring Type (Page Oh)

	51.	Dragnobere nonreorrig	1150 (1030 011)		
Byte	Bit	Name	Description	Туре	
220	7	Reserved		RO	
DCh	6	Internal	Coded 1 if Temperature2 provided	Rqrd.	
		Temperature2	as an additional internal real-time		
		Monitor implemented	monitor		
	5	Peak Temperature2	Coded 1 if Temperature2 provided		
		Monitor implemented	as peak of Temperaturel monitor		
	4	Rx Optical Power	Coded 1 if individual Rx Power		
		Monitor implemented	Monitors provided		
	3	Rx Optical Power	Rx Power measurement type, 0=OMA,		
		Measurement Type	1=average power		
	2	Tx Optical Power	Coded 1 if individual Tx Optical		
		Channel Monitoring	Power Monitors provided		
		implemented			
	1	Tx Bias Monitor	Coded 1 if individual Tx Bias		
		implemented	Monitors provided		
	0	Current Monitor	Coded 1 if module card current		
		Implemented	monitor provided		

8.4.23 Enhanced Options

The bits in the enhanced options field specify the enhanced options implemented in the Module.

Table 3'	5. Enhan	ced Options	(Page	0h)

		Enhanced Options (Page	= 011)	
Byte	Bit	Name	Description	Туре
221	7	Internal 3.3 volts	Coded 1 if Internal 3.3 volts Vcc Monitor	RO
DDh		Monitor implemented	provided	Rqrd.
	6	Reserved		
	5	Elapsed Operating	Coded 1 if Elapsed Operating Time provided	
		Time implemented		
	4	Alarm Persistence	Coded 1 if Alarm Flag persistence control	
		Control implemented	provided	
	3	Rx Rate Select	Coded 1 if Rx Rate Select control provided	
		implemented		
	2	Application Select	Coded 1 if Application Select control provided	
		implemented		
	1-0	Extended Bit Rate	00: Extended Bit rate is in multiples of 250	
		Scale	Mb/s rounded to the nearest 250 Mb/s	
			01: Extended Bit rate is in multiples of 500	
			Mb/s rounded to the nearest 500 Mb/s	
			10: Extended Bit rate is in multiples of 1000	
			Mb/s rounded to the nearest 1000 Mbps	
			11: Extended Bit rate is in multiples of 2	
			Gb/s rounded to the nearest 2 Gb/s	
222	All	Extended Bit Rate	Nominal bit rate per channel in the units	RO
DEh			specified in the bit rate scale	Rqrd.
223	All	CC-EXT	Checksum on Extended IB bytes 192-224	

8.4.24 CC-EXT (Byte 223)

The check code is a one-byte code that can be used to verify that the first 33 bytes of extended serial information in the Module is valid. The check code shall be the low order bits of the sum of the contents of all the bytes from byte 192 to byte 224, inclusive.

7 8.4.25 Vendor-Specific ID

8

1 2

9 The vendor-specific ID area may contain vendor specific read-only information.

10 8.5 Upper Page 03h

11 12

13 The upper memory map page 03h contains module thresholds, channel thresholds, and 14 optional channel controls. Upper page 03h is subdivided into several areas as illustrated 15 in the following table:

16 17

18 Table 36: Upper Page 3 Overview (Page 3h)

Address Description		Туре
128 - 175	Module Thresholds (48 Bytes)	Read-only
176 - 215	Channel Thresholds (40 Bytes)	Read-only
216 - 241	Extended Channel Controls (26 bytes)	Read/Write
242 - 251	Reserved (10 bytes)	Read/Write
252 - 255	Extended ID (4 bytes)	Read-only

19

20 8.5.1 Module card Thresholds

Each quantitative module card monitor has a corresponding high alarm and low alarm threshold. Some monitors may also have high warning and low warning thresholds. For each monitor that is implemented, high and low alarm thresholds are required. These factorypreset values allow the user to determine when a particular value is outside of normal limits as determined by the device manufacturer. The values are stored in the same format as the corresponding monitor value reported in lower page 00L. The threshold values are stored in read-only memory in upper memory page 03h as shown below:

28 29 30

Table 37: Module card Thresholds (Page 3h)

Address	Description	
128 - 129	High alarm threshold for first temperature monitor	
130 - 131	Low alarm threshold for first temperature monitor	
132 - 133	High warning threshold for first temperature monitor	
134 - 135	Low warning threshold for first temperature monitor	
136 - 137	High alarm threshold for second temperature monitor (if	
	any)	
138 - 139	Low alarm threshold for second temperature monitor (if	
	any)	
140 - 141	High warning threshold for second temperature monitor	
	(if any)	
142 - 143	Low warning threshold for second temperature monitor	
	(if any)	
144 - 145	High alarm threshold for 3.3 volt power supply monitor	
146 - 147	Low alarm threshold for 3.3 volt power supply monitor	
148 - 175	Reserved	

8.5.2 Channel Thresholds

1

Each quantitative channel monitor also has a corresponding high alarm and low alarm threshold. Some monitors may also have high warning and low warning thresholds. These threshold values are stored in read-only memory in upper memory page 03h as shown below:

6 7 8

Table 38: Channel Thresholds (Page 3h)

Address	Description	
176 - 177	High alarm threshold for Rx optical power monitor	
178 - 179	Low alarm threshold for Rx optical power monitor	
180 - 181	Reserved	
182 - 183	Low warning threshold for Rx optical power monitor	
184 - 185	High alarm threshold for Tx bias current monitor	
186 - 187	Low alarm threshold for Tx bias current monitor	
188 - 189	Reserved	
190 - 191	Reserved	
192 - 193	High alarm threshold for Tx optical power monitor (if any)	
194 - 195	Low alarm threshold for Tx optical power monitor (if any)	
196 - 197	Reserved	
198 - 199	Reserved	
200 - 215	Reserved	

9

11

15

19

20

21

22

28

10 8.5.3 Extended Channel Controls

12 The extended channel control fields allow the host computer system to change the gross 13 behavior of the device. The changeable parameters include data rate and application 14 supported by the channel.

16 Rate Select is an optional control used to limit the receiver bandwidth for compatibility 17 with multiple data rates and allows the transmitter to be fine-tuned for specific data 18 rates. The Module may:

- a) Provide no support for rate selection
- b) Rate selection using extended rate select
- c) Rate selection with application select tables

The Extended Rate Select Controls have a four bit code block (bits 7-4 or 3-0) assigned to each channel. Codes 1xxxb are reserved. Code 0000b calls for no rate selection. Code 0111b calls for the highest data rate supported. Code 0001b calls for the lowest data rate supported. Intermediate code values call for intermediate data rates if any. The exact Rate Select parameters are presented in the device datasheet.

When the Extended Rate Select bits for a particular channel are all zeros, the 29 Application Select method defined in Page 01h may be used. The host reads the entire 30 31 Application Select Table (AST) on page 01h to determine the capabilities of the Module 32 card. The host controls each channel separately by writing a Control Mode and Table Select (TS) byte to the Application Select bytes. The two-bit Control Mode value occupies 33 34 the most-significant bits of the control byte and defines the application control mode. 35 The six-bit Table Select value occupies the least-significant bits of the control byte 36 and selects module card behavior from the Application Select Table among the 63 37 possibilities described there (values 000000b to 111110b). Note that value 111111b is 38 invalid. 39

- 40 The extended channel controls in upper page 03h are as follows:
- 41 42

Table	39: E	Extended Channel Control	.s (Page 3h)	
Byte	Bits	Name	Description	Туре
216	7-4	Tx1 Rate Select	Tx data rate select, channel 1	RW
D8h	3-0	Tx0 Rate Select	Tx data rate select, channel 0	Opt.
217	7-4	Tx3 Rate Select	Tx data rate select, channel 3	RW
D9h	3-0	Tx2 Rate Select	Tx data rate select, channel 2	Opt.
218	7-4	Tx5 Rate Select	Tx data rate select, channel 5	RW
DAh	3-0	Tx4 Rate Select	Tx data rate select, channel 4	Opt.
219	7-4	Tx7 Rate Select	Tx data rate select, channel 7	RW
DBh	3-0	Tx6 Rate Select	Tx data rate select, channel 6	Opt.
220	7-4	Rx9 Rate Select	Rx data rate select, channel 1	RW
DCh	3-0	Rx8 Rate Select	Rx data rate select, channel 0	Opt.
221	7-4	Rx11 Rate Select	Rx data rate select, channel 3	RW
DDh	3-0	Rx10 Rate Select	Rx data rate select, channel 2	Opt.
222	7-4	Rx13 Rate Select	Rx data rate select, channel 5	RW
DEh	3-0	Rx12 Rate Select	Rx data rate select, channel 4	Opt.
223	7-4	Rx15 Rate Select	Rx data rate select, channel 7	RW
DFh	3-0	Rx14 Rate Select	Rx data rate select, channel 6	Opt.
224	7-6	Tx0 AST Control Mode	Tx application select, channel 0	RW
EOh	5-0	Tx0 AST Select Index		Opt.
225	7-6	Tx1 AST Control Mode	Tx application select, channel 1	RW
E1h	5-0	Tx1 AST Select Index		Opt.
226	7-6	Tx2 AST Control Mode	Tx application select, channel 2	RW
E2h	5-0	Tx2 AST Select Index		Opt.
227	7-6	Tx3 AST Control Mode	Tx application select, channel 3	RW
E3h	5-0	Tx3 AST Select Index		Opt.
228	7-6	Tx4 AST Control Mode	Tx application select, channel 4	RW
E4h	5-0	Tx4 AST Select Index		Opt.
229	7-6	Tx5 AST Control Mode	Tx application select, channel 5	RW
E5h	5-0	Tx5 AST Select Index		Opt.
230	7-6	Tx6 AST Control Mode	Tx application select, channel 6	RW
E6h	5-0	Tx6 AST Select Index		Opt.
231	7-6	Tx7 AST Control Mode	Tx application select, channel 7	RW
E7h	5-0	Tx7 AST Select Index		Opt.
232	7-6	Rx8 AST Control Mode	Rx application select, channel 0	RW
E8h	5-0	Rx8 AST Select Index		Opt.
233	7-6	Rx9 AST Control Mode	Rx application select, channel 1	RW
E9h	5-0	Rx9 AST Select Index		Opt.
234	7-6	Rx10 AST Control Mode	Rx application select, channel 2	RW
EAh	5-0	Rx10 AST Select Index		Opt.
235	7-6	Rx11 AST Control Mode	Rx application select, channel 3	RW
EBh	5-0	Rx11 AST Select Index		Opt.
236	7-6	Rx12 AST Control Mode	Rx application select, channel 4	RW
ECh	5-0	Rx12 AST Select Index		Opt.
237	7-6	Rx13 AST Control Mode	Rx application select, channel 5	RW
EDh	5-0	Rx13 AST Select Index		Opt.
238	7-6	Rx14 AST Control Mode	Rx application select, channel 6	RW
EEh	5-0	Rx14 AST Select Index		Opt.
239	7-6	Rx15 AST Control Mode	Rx application select, channel 7	RW
EFh	5-0	Rx15 AST Select Index		Opt.
240	7	RX15 Channel Fault	Disable all FAWS reports from RX bit 7	RW
F0h		Squelch		Opt.
	6	RX14 Channel Fault	Disable all FAWS reports from RX bit 6	
		Squelch		
	5	RX13 Channel Fault	Disable all FAWS reports from RX bit 5	
		Squelch		4
	4	RX12 Channel Fault	Disable all FAWS reports from RX bit 4	

		Squelch		
	3	RX11 Channel Fault	Disable all FAWS reports from RX bit 3	
		Squelch		
	2	RX10 Channel Fault	Disable all FAWS reports from RX bit 2	
		Squelch		
	1	RX9 Channel Fault	Disable all FAWS reports from RX bit 1	
		Squelch		
	0	RX8 Channel Fault	Disable all FAWS reports from RX bit 0	
		Squelch		
241	7	TX7 Channel Fault	Disable all FAWS reports from TX bit 7	RW
Flh		Squelch		Opt.
	6	TX6 Channel Fault	Disable all FAWS reports from TX bit 6	
		Squelch		
	5	TX5 Channel Fault	Disable all FAWS reports from TX bit 5	
		Squelch		
	4	TX4 Channel Fault	Disable all FAWS reports from TX bit 4	
		Squelch		
	3	TX3 Channel Fault	Disable all FAWS reports from TX bit 3	
		Squelch		
	2	TX2 Channel Fault	Disable all FAWS reports from TX bit 2	
		Squelch		
	1	TX1 Channel Fault	Disable all FAWS reports from TX bit 1	
		Squelch		
	0	TXO Channel Fault	Disable all FAWS reports from TX bit 0	
		Squelch		
		- Devil+ Nleven Mennetes		

Note: FAWS = Fault, Alarm, Warning, Status

The setting of any bit in upper page 3 byte 240 inhibits the setting of the corresponding bit in lower page bytes 3 (Rx LOS), 8 (Rx Low Power Warning), 9 (Rx Low Power Alarm), 10 (Rx High Power Alarm), 15 (Rx CDR LOL), 17 (Raw Rx LOS) and 20 (Raw Rx CDR LOL).

7 The setting of any bit in upper page 3 byte 241 inhibits the setting of the corresponding 8 bit in lower page bytes 4 (Tx LOS), 5 (Tx Fault), 11 (Tx Bias Low Alarm), 12 (Tx Bias 9 High Alarm), 13 (Tx Low Power Alarm), 14 (Tx High Power Alarm), 16 (Tx CDR LOL), 18 (Raw 10 Tx LOS), 19 (Raw Tx Fault) and 21 (Raw Tx CDR LOL).

11 8.5.4 Extended ID

12 The Extended ID fields provide vendor-specific information about the construction of the 13 module. This information is necessary for determining the suitability of doing embedded 14 firmware upgrades in the field. The extended ID information is as follows:

1	5
1	6
1	7

Byte	Bits	Name	Description	Туре
252	All	H/W rev	Hardware revision number (if any)	RO
FCh				Opt.
253	All	H/W type code	Identifier for the hardware	RO
FDh			platform within the module	Opt.
254	All	F/W major rev	Major revision number of the	RO
FEh			embedded firmware	Opt.
255	All	F/W minor rev	Minor revision number of the	RO
FFh			embedded firmware	Opt.

Table 40: Extended ID Fields (Page 3h)

1 8.6 Upper Page 01h

3 4 The format of upper page 01h is identical to that specified for QSFP. For the CDFP 5 products upper page 01h is not used. 6

7 8.7 Upper Page 02h

10 Upper Page 02h is optionally provided as user writable EEPROM. The host system may read 11 or write this memory for any purpose.

12

8 9

1

2

3

4 5


6

7 8

9 CDFP MSA Management Interface Memory Map-Style 3

9.1 Overview

Each end of the CDFP Style 3 AOC or Style 3 transceiver features two module cards, each of which contains a microcontroller. One of them is a 16-channel transmitter and the other one is a 16-channel receiver. These transmitters and receivers may contain retimers as shown in the example below. The connectivity between these components on each module card is illustrated as follows:





The microcontroller manages the operation of both the optical transmitters/receivers and the retimers and presents a standard management interface to the host computer system. The management interface provided is the industry standard QSFP specification (SFF-8636) extended to sixteen channels. Each circuit board reports its own measurements of temperature, voltage, etc. Similarly, "global" control mechanisms are local to the circuit board being addressed.

7 The upper module card handles CDFP Tx channels 0 through 15; the lower module card 8 handles CDFP Rx channels 0 through 15. The terms Tx and Rx represent the host's 9 viewpoint - the host transmits data through the Tx channels and receives data through 10 the Rx channels.

11 9.2 Management Interface


At power-on or module insertion into the CDFP connector, the host computer system detects the presence of the module by the change of state of the ModPrsL (Module Present, active Low) signal from the module card. The module card will then initialize itself and signal that it is ready to communicate with the host computer system by asserting a low level on the IntL signal. The host computer system should then interrogate the module card via the two-wire serial interface to determine the module card status.

The two-wire serial interface (SCL and SDA) deviates from the QSFP specification in that the two-wire serial address for the lower circuit board is B2h/B3h (1011001x) (for 7 bit addressing it would be 0x59) and the two-wire serial address for the upper circuit board is BAh/BBh (1011101x) (for 7 bit addressing it would be 0x5D). The 2 two-wire serial interfaces (one on each circuit board) operate independently from each other. Note: The CDFP modules have no ModSelL signal input and module selection must be made via alternate means not defined in this document.

Like the QSFP specification, the CDFP provides a memory map with a lower page (addresses 00h to 7Fh) and multiple upper pages (addresses 80h to FFh). The lower page is always accessible and contains critical monitoring information and control fields. The last byte of the lower page, address 7Fh, can be written with a value indicating which upper page is to be accessed using the upper page addresses. The CDFP module card has 3 upper pages.

All pages in the memory map are readable at all times. Some areas in the QSFP-like pages are writable by the host system; these are listed below. To prevent inadvertent changes to other areas in the memory map, some areas are protected by passwords; write access to these areas is enabled by writing the appropriate password into the password field at the top of the lower page (addresses 7Bh to 7Eh).

The lower 128 byte of the two-wire serial bus address space is used to access a variety of measurement and diagnostic functions, a set of control functions, and a means to select which of the upper memory map pages are accessed on subsequent accesses. This portion of the address space is always directly addressable and thus, is chosen for monitoring and control functions that may need to be repeatedly accessed.





9.3 Lower Page

1 2

3

10

The lower 128 byte of the two-wire serial bus address space is used to access a variety of measurements and diagnostic functions, a set of control functions, and a means to select which of the various upper memory pages are accessed on subsequent accesses. This portion of the address space is always directly addressable and thus is chosen for monitoring and control functions that may need to be repeatedly accessed.

9.3.1 ID and Status

The identifier value (byte 0) specifies the type of the physical device described by the serial information. The identifier value is the same value as page 0 byte 128. The DataNotReady bit is high during module power up and prior to a valid suite of monitor readings. Once all monitor readings are valid, the bit is set low until the device is powered down or reset.

All summary bits 2-6 are non-latched, reflecting real-time values in the specific registers. This is to avoid multiple levels of latching and clearing faults.

9.3.2 Interrupt Flags

1 2

3

4 5

6 7

8

9

10

11

A portion of the memory map (bytes 3 through 18), form a flags field. Within this field, the status of LOS and Tx Fault as well as alarms and warnings for the various monitored items is reported. If a monitor is implemented the associated flag must also be implemented. For normal operation and default state, the bits in this field have the value of 0b. For the defined conditions of LOS, Fault, module and channel alarms and warnings, the appropriate bit or bits are set, value = 1b. Once asserted, the bits remain set (latched) until cleared by a read operation that includes the affected bit or reset by the ResetL pin. After being read and cleared, the bit may be set again if the condition persists and the appropriate persistence control bit is set (see below).

12 9.3.3 Module Card Monitors

- Optional real time monitoring for the module includes Module Card temperature, supply voltage, supply current and monitoring for each transmit and receive channel. Channel monitoring functions are described in section 0 below. Measured temperature is reported in an 8-bit data field, supply voltage, supply current and elapsed operating time in 16-bit data fields.
- Internal measured device temperatures are represented in 8-bit signed values in increments of 1°C, yielding a total range of -128 °C to 127 °C that is considered valid in the range specified in the device datasheet. Temperature accuracy is vendor specific but must be better than ±3 °C over the specified operating temperature and voltage.
- Internally measured Module 3.3 V supply voltage is represented as a 16-bit unsigned integer with the voltage defined as the full 16-bit value (0 - 65535) with LSb equal to 100 μ V, yielding a total measurement range of 0 to +6.55 Volts. Accuracy is vendor specific but must be better than ±3 % of the manufacturer's nominal value over specified operating temperature and voltage.
- Internally measured supply current is represented as a 16-bit unsigned integer with the current defined as the full 16-bit value (0 - 65535) with LSb equal to 1 mA, yielding a total measurement range of 0 to 65.5 A. Accuracy is vendor specific but must be better than ± 10 % of the maximum current of the vendor's specified power class over operating temperature and voltage.
- Elapsed operating time is represented as a 16-bit unsigned integer with the time since power-on or reset defined as the full 16-bit value (0 - 65535) with LSb equal to 2 hours, yielding a total measurement range of 0 to +14.96 years.
- The Raw LOS, Fault and CDR LOL indicators show the real-time unlatched state of the respective channel monitors. Whereas the latched alarm flags (bytes 3 through 16) show the onset of a particular condition, the negation of the corresponding raw flag shows the cessation of the condition, implying that the channel may now be used for data transfer.

41 9.3.4 Channel Monitors

42 Real time channel monitoring is performed for each transmit and receive channel and 43 includes Rx optical input power and Tx bias current. Alarm and warning threshold 44 values should be interpreted in the same manner as real time 8-bit data. 45 Measured Rx received optical power is in mW and can represent either average received power or OMA depending upon how bit 3 of byte 220 (upper memory page 00) is set. 46 47 Represented as an 8-bit unsigned integer with the power defined as the full 8-bit value (0 - 255), with LSb equal to $20\mu W$, yielding a total measurement range of 0 to 48 49 5.1 mW (approx. -17 to +7 dBm). 50 Measured Tx bias current is in mA and is represented as an 8-bit unsigned integer 51

- 50 Measured ix bias current is in MA and is represented as an 8-bit unsigned integer 51 with the current defined as the full 8-bit value (0 - 255) with LSb equal to 0.1 mA, 52 yielding a total measurement range of 0 to 25.5 mA.
- 53

1	9.3.5	Control	Fields

2

3

4

5

- The control fields allow the host to dynamically change the behavior of the device. The changeable parameters include Tx input equalization, Rx pre-emphasis and output amplitude in addition to disabling channels or squelching and setting the channel polarities.
- 6 Tx Input Equalization Control has a four bit code block (bits 7-4 or 3-0) assigned to 7 each channel- Codes 1xxxb a reserved. Code 0111b calls for the maximum equalization 8 supported. Code 0000b calls for no equalization. Intermediate code values call for 9 intermediate levels of equalization. The exact Tx Equalization parameters are 10 presented in the device datasheet.
- 11 Rx Output Pre-emphasis Control has a four bit code block (bits 7-4 or 3-0) assigned 12 to each channel. Codes 1xxxb are reserved. Code 0111b calls for the maximum output 13 pre-emphasis supported. Code 0000b calls for no output pre-emphasis. Intermediate 14 code values call for intermediate levels of output pre-emphasis. The exact Rx Pre-15 emphasis parameters are presented in the device datasheet.
- 16 Rx Output Amplitude Control has a four bit code block (bits 7-4 or 3-0) assigned to 17 each channel. Codes 1xxxb are reserved. Code 0111b calls for the maximum output 18 amplitude supported. Code 0000b calls for no output amplitude. Intermediate code 19 values call for intermediate levels of output amplitude. The exact Rx Amplitude 20 parameters are presented in the device datasheet.
- The setting of any bit in byte 98-99 inhibits the setting of the corresponding bit in lower page bytes 3 (LOS), 8 (Low Power Warning), 9 (Low Power Alarm), 10 (High Power Alarm), 15 (CDR LOL), 17 (Raw LOS) and 20 (Raw CDR LOL).

24 9.3.6 Interrupt Masks

- 25 The host system may control which flags result in an interrupt (IntL) by setting the individual bits from a set of masking bits in bytes 102-117. There is one masking bit 26 27 per alarm flag. A 1 value in a masking bit prevents the assertion of the hardware 28 IntL pin by the corresponding latched flag bit. Masking bits are volatile and start 29 up with all unmasked (masking bits 0). The mask bits may be used to prevent continued 30 interruption from recurring conditions, which would otherwise continually reassert 31 the hardware IntL pin (such as a monitor value hovering around an alarm threshold 32 value).
- The clearing of an interrupt mask bit will cause an interrupt to be generated only if the corresponding alarm flag became set while masked and has not been read (and cleared) by the host computer system. There is a maximum of one interrupt generated per occurrence of an alarm condition.

37 9.3.7 Alarm Persistence Control

38 The Alarm Flags Persistence controls determine the behavior of the Interrupt Flag 39 bits in bytes 3 to 18. Normally, the interrupt flag bytes are cleared when they are 40 read by the host system and not reasserted unless the alarm condition goes away and 41 then comes back again. However, if the persistence control bit appropriate to an 42 alarm flag is set, the bit in the Interrupt Flags field is immediately reasserted 43 after the clear-on-read; note that this reassertion does not cause an interrupt to be 44 generated (implicit masking); there is a maximum of one interrupt generated per 45 occurrence of an alarm condition. The alarm persistence control bytes may be loaded from non-volatile memory at power on or reset. Non-volatile persistence control is 46 configured by setting bit 7 in byte 118 to 1. 47

48 9.3.8 Password Entry and Change

Bytes 119-126 are served for the password entry function. The password entry bytes are write only and will be retained until power down, reset, or rewritten by host. This function is used to control write access to vendor specific page 02 (EEPROM) and other upper pages. Additionally, module vendors may use this function to implement write protection of Serial ID and other read only information. Note that multiple module manufacturer passwords may be defined to allow selective access to write to various sections of the memory as allowed above.

9.3.9 Page Select Byte

The value written to the page select determines which upper page is accessed at addresses 128 to 255 (80h to FFh). Attempting to access non-existent upper pages will cause writes to be ignored and reads to return all zeroes, all ones, or some other preset value.

7 9.4 Lower Page Summary

The lower page is subdivided into several areas as illustrated in the following table:

9 10 11

1 2

3

4

5

6

8

Table 41: Lower Memory Page Summary

Address	Description	Туре		
0-2	ID and Status	Read-Only		
3-18	Status Interrupt Flags (SIF)	Read-Only		
19-32	Module Monitors	Read-Only		
33-64	Channel Monitors	Read-Only		
65-101	Control Fields	Read/Write		
102-117	Interrupt Flag Masks	Read/Write		
118	Interrupt Flag Persistence Control	Read/Write		
119122	Password Change Entry Area	Write-Only		
123-126	Password Entry Area	Write-Only		
127	Page Select byte	Read/Write		

1 9.5 Lower Page Overview

2 Table 42: Lower Memory Page Overview

Byte	Rx, Lower Card	Tx, Upper Card	Туре	Option
0	Identifier	Identifier	RO	Required
1	Version ID	Version ID	RO	Required
2	Summary	Summary	RO	Required
3-4	L-Rx LOS	L-Tx LOS	RO	Optional
5-6	L-Rx CDR LOL	L-Tx CDR LOL	RO	Optional
7-8	Reserved	L-Tx Fault	RO	Optional
9-10	Reserved	Tx High Bias Alarm	RO	Optional
11-12	Rx Low Power Warning	Tx Low High Bias Alarm	RO	Optional
13-14	Rx High Power Alarm	Tx High Power Alarm	RO	Optional
15-16	Rx Low Power Alarm	Tx Low Power Alarm	RO	Optional
17	Temp H/L A/W	Temp H/L A/W	RO	Optional
18	Vcc H/L A/W	Vcc H/L A/W	RO	Optional
19-20	Raw Rx LOS	Raw Tx LOS	RO	Optional
21-22	Raw Rx CDR LOL	Raw Tx CDR LOL	RO	Optional
23-24	Reserved	Raw Tx Fault	RO	Optional
25	Temperature 1	Temperature 1	RO	Optional
26	Temperature 2	Temperature 2	RO	Optional
27-28	Vcc	Vcc	RO	Optional
29-30	Icc	Icc	RO	Optional
31-32	TiO	TiO	RO	Optional
33-48	Rx Optical Power	Tx Optical Power	RO	Optional
49-64	Reserved Channel Mon	Tx Bias Current	RO	Optional
65-66	Rx Disable	Tx Disable	RW	Optional
	Rx Squelch Disable	Tx Squelch Disable	RW	Optional
69-70	Rx Polarity Flip	Tx Polarity Flip	RW	Optional
	Rx CDR Bypass	Tx CDR Bypass	RW	Optional
73-80	Rx OA	Tx Adaptive Equalization	RW	Optional
		Enable		-1
81-88	Rx PE	Tx Equalization	RW	Optional
89-96	Rx Rate Select	Tx Rate Select	RW	Optional
97-98	Rx Channel FAWS disable	Tx Channel FAWS disable	RW	Optional
99	Rx SIF disable	Tx SIF disable	RW	Optional
100	Reset, Pwr Down, Pwr	Reset, Pwr Down, Pwr	RW	Optional
	Override	Override		-
101	Reserved	Reserved	RW	Optional
102-	Mask for 3-18	Mask for 3-18	RW	Optional
117				-
118	Alarm Persistence Control	Alarm Persistence Control	RW	Optional
119-	Password Change Entry	Password Change Entry	WO	Optional
122	Area	Area	-	1
123- 126	Password Entry Area	Password Entry Area	WO	Required
120	Page Select byte	Page Select byte	RW	Required

1 9.6 Lower Page Rx

2 Table 43: Lower Memory Page Rx

Byte	Bit	Name	Description	Туре	Option
0	All	Identifier	Identifier - Type of Serial Module(same	RO	Required
			value as page 0 byte 128)		
1	All	Version ID	Identifier - Version of Serial Module	RO	Required
			Specification		
2	7	Flat_mem	Upper memory flat or paged.	RO	Required
			0= paged, 1= Page 00h only		
	6	Reserved			
	5	Rx Power	Set, when any bit in #11-16 is set		
		Alarm/Warning			
	-	Summary		_	
	4	Reserved		_	
	3	Rx LOS and LOL	Set, when any bit in $#3-8$ is set		
		Alarm Summary		_	
	2	Temperature and	Set, when any bit in #17-18 is set		
		Vcc Alarm Summary		_	
	1	Interrupt	Set, when IntL pin is asserted low	_	
	0	DataNotReady	Set while memory data is not ready		<u> </u>
3	7	L-Rx15 LOS	Latched Rx LOS indicator, channel 15	RO	Optional
	6	L-Rx14 LOS	Latched Rx LOS indicator, channel 14	_	
	5	L-Rx13 LOS	Latched Rx LOS indicator, channel 13	_	
	4	L-Rx12 LOS	Latched Rx LOS indicator, channel 12	_	
	3	L-Rx11 LOS	Latched Rx LOS indicator, channel 11	_	
	2	L-Rx10 LOS	Latched Rx LOS indicator, channel 10	_	
	1	L-Rx9 LOS	Latched Rx LOS indicator, channel 9	_	
	0	L-Rx8 LOS	Latched Rx LOS indicator, channel 8	_	
4	7	L-Rx7 LOS	Latched Rx LOS indicator, channel 7	_	
	6	L-Rx6 LOS	Latched Rx LOS indicator, channel 6	_	
	5	L-Rx5 LOS	Latched Rx LOS indicator, channel 5	_	
	4	L-Rx4 LOS	Latched Rx LOS indicator, channel 4	_	
	3	L-Rx3 LOS	Latched Rx LOS indicator, channel 3	_	
	2	L-Rx2 LOS	Latched Rx LOS indicator, channel 2	_	
	1	L-Rx1 LOS	Latched Rx LOS indicator, channel 1	_	
_	0	L-Rx0 LOS	Latched Rx LOS indicator, channel 0		0.1.1.1
5	7	L-Rx15 CDR LOL	Latched Rx CDR LOL indicator, channel 15	RO	Optional
	6	L-Rx14 CDR LOL	Latched Rx CDR LOL indicator, channel 14	-	
	5	L-Rx13 CDR LOL	Latched Rx CDR LOL indicator, channel 13	-	
	4	L-Rx12 CDR LOL	Latched Rx CDR LOL indicator, channel 12	-	
	3	L-Rx11 CDR LOL	Latched Rx CDR LOL indicator, channel 11	-	
	2	L-Rx10 CDR LOL L-Rx9 CDR LOL	Latched Rx CDR LOL indicator, channel 10	-	
			Latched Rx CDR LOL indicator, channel 9	-	
6	0	L-Rx8 CDR LOL	Latched Rx CDR LOL indicator, channel 8	-	
Ø	-	L-Rx7 CDR LOL	Latched Rx CDR LOL indicator, channel 7	-	
	6 5	L-Rx6 CDR LOL	Latched Rx CDR LOL indicator, channel 6 Latched Rx CDR LOL indicator, channel 5	-	
	-	L-Rx5 CDR LOL	Latched Rx CDR LOL indicator, channel 5 Latched Rx CDR LOL indicator, channel 4	-	
	4	L-Rx4 CDR LOL L-Rx3 CDR LOL	Latched Rx CDR LOL indicator, channel 4 Latched Rx CDR LOL indicator, channel 3	-	
	2	L-Rx3 CDR LOL	Latched Rx CDR LOL indicator, channel 2	-	
	1	L-Rx1 CDR LOL	Latched Rx CDR LOL indicator, channel 1	-	
	0	L-RXI CDR LOL	Latched Rx CDR LOL indicator, channel 1 Latched Rx CDR LOL indicator, channel 0	-	
7		Reserved	Latened is the hor indicator, channel 0	RO	
8	_	Reserved		RO	
9	-	Reserved		RO	
10	All	Reserved		RO	

11		Name	Description	Type	Option
	7	L-Rx15 LPW	Latched Rx Low Power Warning, channel 15	RO	Optional
	6	L-Rx14 LPW	Latched Rx Low Power Warning, channel 14		_
	5	L-Rx13 LPW	Latched Rx Low Power Warning, channel 13		
	4	L-Rx12 LPW	Latched Rx Low Power Warning, channel 12		
	3	L-Rx11 LPW	Latched Rx Low Power Warning, channel 11		
-	2	L-Rx10 LPW	Latched Rx Low Power Warning, channel 10		
	1	L-Rx9 LPW	Latched Rx Low Power Warning, channel 9		
-	0	L-Rx8 LPW	Latched Rx Low Power Warning, channel 8		
12	7	L-Rx7 LPW	Latched Rx Low Power Warning, channel 7		
-	6	L-Rx6 LPW	Latched Rx Low Power Warning, channel 6		
	5	L-Rx5 LPW	Latched Rx Low Power Warning, channel 4		
-	4	L-Rx4 LPW	Latched Rx Low Power Warning, channel 4	-	
-	3	L-Rx3 LPW	Latched Rx Low Power Warning, channel 3	-	
-	2	L-Rx2 LPW	Latched Rx Low Power Warning, channel 2	-	
	1	L-Rx1 LPW	Latched Rx Low Power Warning, channel 1		
-	0	L-Rx0 LPW	Latched Rx Low Power Warning, channel 0	-	
13	7	L-Rx15 HPA	Latched Rx High Power Alarm, channel 15	RO	Optional
10	6	L-Rx14 HPA	Latched Rx High Power Alarm, channel 14	100	operonar
	5	L-Rx13 HPA	Latched Rx High Power Alarm, channel 13	1	
	4	L-Rx12 HPA	Latched Rx High Power Alarm, channel 12	1	
	3	L-Rx11 HPA	Latched Rx High Power Alarm, channel 12	-	
-	2	L-Rx10 HPA	Latched Rx High Power Alarm, channel 10	-	
-	1	L-Rx9 HPA	Latched Rx High Power Alarm, channel 9	-	
-	0	L-Rx8 HPA	Latched Rx High Power Alarm, channel 8	_	
14	7	L-Rx7 HPA	Latched Rx High Power Alarm, channel 7	-	
14	6	L-Rx6 HPA	Latched Rx High Power Alarm, Channel 6	-	
-	5	L-Rx5 HPA	Latched Rx High Power Alarm, channel 5	-	
-	4	L-Rx4 HPA	Latched Rx High Power Alarm, Channel 4	-	
-	3	L-Rx3 HPA	Latched Rx High Power Alarm, channel 3	-	
-	2	L-Rx2 HPA	Latched Rx High Power Alarm, channel 2	-	
-	1	L-Rx1 HPA	Latched Rx High Power Alarm, channel 1	-	
-	0	L-RX0 HPA	Latched Rx High Power Alarm, channel 0	-	
15	7	L-Rx15 LPA	Latched Rx Low Power Alarm, channel 15	RO	Optional
1.0	6	L-Rx14 LPA	Latched Rx Low Power Alarm, channel 14	KU	operonar
-	5	L-Rx14 LPA		-	
-	4	L-RXIS LPA L-RX12 LPA	Latched Rx Low Power Alarm, channel 13	-	
-	=		Latched Rx Low Power Alarm, channel 12	_	
	3	L-Rx11 LPA L-Rx10 LPA	Latched Rx Low Power Alarm, channel 11	-	
	2	L-RXIU LPA L-RX9 LPA	Latched Rx Low Power Alarm, channel 10	-	
	0		Latched Rx Low Power Alarm, channel 9	-	
16	7	L-Rx8 LPA	Latched Rx Low Power Alarm, channel 8		
ΤO	6	L-Rx7 LPA	Latched Rx Low Power Alarm, channel 7	-	
	5	L-Rx6 LPA L-Rx5 LPA	Latched Rx Low Power Alarm, channel 6	-	
	-		Latched Rx Low Power Alarm, channel 5	4	
	4	L-Rx4 LPA	Latched Rx Low Power Alarm, channel 4	-	
	3	L-Rx3 LPA	Latched Rx Low Power Alarm, channel 3	-	
	2	L-Rx2 LPA	Latched Rx Low Power Alarm, channel 2	-	
	1	L-Rx1 LPA	Latched Rx Low Power Alarm, channel 1	-	
1 7	0	L-Rx0 LPA	Latched Rx Low Power Alarm, channel 0	D 0	
17	7		Latched High 1 st Temperature Alarm	RO	Optional
	6	L-Temp Low Alarm	Latched Low 1 st Temperature Alarm	-	
	5	L-Temp High Warning	Latched High 1 st Temperature Warning		
	4	L-Temp Low Warning	Latched Low 1 st Temperature Warning		
	3	L-Temp 2 High Alarm	Latched High 2 nd Temperature Alarm	1	

Byte	Bit	Name	Description	Туре	Option
	2	L-Temp 2 Low	Latched Low 2 nd Temperature 2 Alarm		
		Alarm	nd	_	
	1	L-Temp 2 High	Latched High 2 nd Temperature Warning		
		Warning	Tetelad I and O nd Herrosustance Herroine	-	
	0	L-Temp 2 Low Warning	Latched Low 2 nd Temperature Warning		
18	7	L-Vcc 3.3V High	Latched 3.3V Supply High Alarm	RO	Optional
20		Alarm		1.0	oporonar
	6	L-Vcc 3.3V Low	Latched 3.3V Supply Low Alarm	_	
		Alarm			
	5	L-Vcc 3.3V High	Latched 3.3V Supply High Warning		
		Warning		_	
	4	L-Vcc 3.3V Low	Latched 3.3V Supply Low Warning		
	2.0	Warning		_	
19	3-0	Reserved Raw Rx15 LOS	Unlatched Rx LOS indicator, channel 15	RO	Optional
19	/	State	onracened KX 105 indicator, channel 15	RO	operonar
	6	Raw Rx14 LOS	Unlatched Rx LOS indicator, channel 14	1	
		State			
	5	Raw Rx13 LOS	Unlatched Rx LOS indicator, channel 13	1	
		State			
	4	Raw Rx12 LOS	Unlatched Rx LOS indicator, channel 12		
		State		-	
	3	Raw Rx11 LOS	Unlatched Rx LOS indicator, channel 11		
	2	State Raw Rx10 LOS	Unlatched Rx LOS indicator, channel 10	-	
	2	State	onlatched KX LOS indicator, channel 10		
	1		Unlatched Rx LOS indicator, channel 9	_	
	0		Unlatched Rx LOS indicator, channel 8	_	
20	7		Unlatched Rx LOS indicator, channel 7	-	
	6	Raw Rx6 LOS State	Unlatched Rx LOS indicator, channel 6		
	5	Raw Rx5 LOS State	Unlatched Rx LOS indicator, channel 5		
	4		Unlatched Rx LOS indicator, channel 4	_	
	3		Unlatched Rx LOS indicator, channel 3	_	
	2		Unlatched Rx LOS indicator, channel 2	_	
	1		Unlatched Rx LOS indicator, channel 1 Unlatched Rx LOS indicator, channel 0	-	
21	7	Raw RX0 LOS State Raw Rx15 CDR LOL	Unlatched Rx CDR LOL indicator, channel 15	RO	Optional
21	,	State	onracened ix ebit hol indicator, channel 15	110	operonar
	6	Raw Rx14 CDR LOL	Unlatched Rx CDR LOL indicator, channel 14	_	
		State			
	5	Raw Rx13 CDR LOL	Unlatched Rx CDR LOL indicator, channel 13		
		State		_	
	4	Raw Rx12 CDR LOL	Unlatched Rx CDR LOL indicator, channel 12		
	2	State	Unlabeled Du ODD TOT in distance show 1.11	-	
	3	Raw Rx11 CDR LOL State	Unlatched Rx CDR LOL indicator, channel 11		
	2	Raw Rx10 CDR LOL	Unlatched Rx CDR LOL indicator, channel 10	-	
	2	State	Sintacenea ha oble for for indicator, channel to		
	1	Raw Rx9 CDR LOL	Unlatched Rx CDR LOL indicator, channel 9	1	
		State			
	0	Raw Rx8 CDR LOL	Unlatched Rx CDR LOL indicator, channel 8		
		State			
22	7	Raw Rx7 CDR LOL	Unlatched Rx CDR LOL indicator, channel 7		
		State	Unlatehod Du CDD TOT indication strength	-	
	6	Raw Rx6 CDR LOL	Unlatched Rx CDR LOL indicator, channel 6		
		State			

Byte	Bit	Name	Description	Туре	Option
	5	Raw Rx5 CDR LOL	Unlatched Rx CDR LOL indicator, channel 5		
		State		_	
	4	Raw Rx4 CDR LOL	Unlatched Rx CDR LOL indicator, channel 4		
	2	State	In later and Dr. CDD I of the distance of the set of the	_	
	3	Raw Rx3 CDR LOL State	Unlatched Rx CDR LOL indicator, channel 3		
	2	Raw Rx2 CDR LOL	Unlatched Rx CDR LOL indicator, channel 2	-	
	2	State			
	1	Raw Rx1 CDR LOL	Unlatched Rx CDR LOL indicator, channel 1	-	
		State			
	0	Raw Rx0 CDR LOL	Unlatched Rx CDR LOL indicator, channel 0		
		State			
23	All	Reserved		RO	
24	All	Reserved		RO	
25	All	Temperature 1	1^{st} internally measured temperature [1 °C]	RO	Optional
26	All	Temperature 2	2 nd internally measured temperature [1 °C]	RO	Optional
27	All	Vcc 3.3V MSB	Internally measured supply voltage	RO	Optional
28	All	Vcc 3.3V LSB	3.3V [100 µV]		
29	All	ICC MSB	Internally measured supply current [1 mA]	RO	Optional
30	All	ICC LSB		_	
31	All	TiO MSB	Elapsed Time in Operation [2 h]	RO	Optional
32	All	TiO LSB			
33	All	Rx0 Optical Power		RO	Optional
34	All	Rx1 Optical Power	Rx Light Input Monitor, channel 1 [20 $\mu \text{W}]$	_	
35	All	Rx2 Optical Power	Rx Light Input Monitor, channel 2 [20 μW]		
36	All	Rx3 Optical Power	Rx Light Input Monitor, channel 3 [20 µW]		
37	All	Rx4 Optical Power	Rx Light Input Monitor, channel 4 [20 µW]		
38	All	Rx5 Optical Power	Rx Light Input Monitor, channel 5 [20 µW]		
39	All	Rx6 Optical Power	Rx Light Input Monitor, channel 6 [20 µW]	-	
40	All	Rx7 Optical Power	Rx Light Input Monitor, channel 7 [20 µW]	-	
41	All	Rx8 Optical Power	Rx Light Input Monitor, channel 8 [20 µW]	-	
42	All	Rx9 Optical Power		-	
43	All	Rx10 Optical	1.1 [10 1.1.pac 1.0.1.001, 0.1.0.1.0 [10 m.1]	-	
чJ	ATT.	Power	Rx Light Input Monitor, channel 10 [20 $\mu\text{W}]$		
44	All	Rx11 Optical	Rx Light Input Monitor, channel 11 [20 μ W]	-	
		Power	$[1 \times 11]$ mput monitor, channel if $[20 \ \mu w]$		
45	All	Rx12 Optical	Rx Light Input Monitor, channel 12 [20 µW]	-	
		Power			
46	All	Rx13Optical Power	Rx Light Input Monitor, channel 13 [20 $\mu \text{W}]$		
47	All	Rx14 Optical	Rx Light Input Monitor, channel 14 [20 µW]	1	
		Power			
48	All	Rx15 Optical	Rx Light Input Monitor, channel 15 [20 $\mu \text{W}]$		
L		Power			
49-64	All	Reserved	Reserved Channel Monitor	RO	
65	7	Rx15 Disable	Rx Output Disable, channel 15	RW	Optional
	6	Rx14 Disable	Rx Output Disable, channel 14	4	
	5	Rx13 Disable	Rx Output Disable, channel 13	-	
	4	Rx12 Disable Rx11 Disable	Rx Output Disable, channel 12 Rx Output Disable, channel 11	-	
	2	Rx11 Disable Rx10 Disable	Rx Output Disable, channel 11 Rx Output Disable, channel 10	-	
	1	Rx10 Disable Rx9 Disable	Rx Output Disable, channel 10 Rx Output Disable, channel 9	-	
	0	Rx8 Disable	Rx Output Disable, channel 8	-	
66	7	Rx7 Disable	Rx Output Disable, channel 7	-	
	6	Rx6 Disable	Rx Output Disable, channel 6	1	
1	5	Rx5 Disable	Rx Output Disable, channel 5	1	1

Byte	Bit	Name	Description	Type	Option
	4	Rx4 Disable	Rx Output Disable, channel 4		
	3	Rx3 Disable	Rx Output Disable, channel 3	1	
	2	Rx2 Disable	Rx Output Disable, channel 2	1	
	1	Rx1 Disable	Rx Output Disable, channel 1	1	
	0	Rx0 Disable	Rx Output Disable, channel 0	1	
67	7	Rx15 Squelch	Rx Squelch Disable, channel 15	RW	Optional
0,1		Disable			oporonar
	6	Rx14 Squelch	Rx Squelch Disable, channel 14	_	
	0	Disable			
	5	Rx13 Squelch	Rx Squelch Disable, channel 13	_	
	-	Disable			
	4	Rx12 Squelch	Rx Squelch Disable, channel 12	_	
	-	Disable			
	3	Rx11 Squelch	Rx Squelch Disable, channel 11		
	0	Disable	in equeron produce, channer if		
	2	Rx10 Squelch	Rx Squelch Disable, channel 10		
	1	Disable			
	1	Rx9 Squelch	Rx Squelch Disable, channel 9	-	
	-	Disable			
	0	Rx8 Squelch	Rx Squelch Disable, channel 8	1	
	5	Disable			
68	7	Rx7 Squelch	Rx Squelch Disable, channel 7		
	,	Disable	in squeren prousie, enumer ,		
	6	Rx6 Squelch	Rx Squelch Disable, channel 6	-	
	U	Disable			
	5	Rx5 Squelch	Rx Squelch Disable, channel 5	1	
	~	Disable			
	4	Rx4 Squelch	Rx Squelch Disable, channel 4	1	
	-	Disable			
	3	Rx3 Squelch	Rx Squelch Disable, channel 3	-	
)	Disable			
	2	Rx2 Squelch	Rx Squelch Disable, channel 2	-	
	2	Disable	in oqueten bioabie, channet z		
	1	Rx1 Squelch	Rx Squelch Disable, channel 1	-	
	-	Disable			
	0	Rx0 Squelch	Rx Squelch Disable, channel 0	-	
	5	Disable	in squeren broubre, channer v		
69	7	Rx15 Polarity	Rx Polarity Flip, channel 15	RW	Optional
	,	Flip	in forally filly, channel to	TIM	CPCTONAL
	6	Rx14 Polarity	Rx Polarity Flip, channel 14	1	
	J	Flip	in relation tip, chained th		
	5	Rx13 Polarity	Rx Polarity Flip, channel 13	1	
	~	Flip			
	4	Rx12 Polarity	Rx Polarity Flip, channel 12	1	
	-	Flip	in relation tip, channel it		
	3	Rx11 Polarity	Rx Polarity Flip, channel 11	-	
	5	Flip	in rotarrey rrep, channer rr		
	2	Rx10 Polarity	Rx Polarity Flip, channel 10	-	
	4	Flip	in rotation rip/ onamer to		
	1	-	Rx Polarity Flip, channel 9	-	
	0		Rx Polarity Flip, channel 8	-	
70	7		Rx Polarity Flip, channel 7		
/0	6			-	
			Rx Polarity Flip, channel 6	_	
	5		Rx Polarity Flip, channel 5	_	
	4		Rx Polarity Flip, channel 4	-	
1	3		Rx Polarity Flip, channel 3	_	
L	2	KXZ POLARITY Flip	Rx Polarity Flip, channel 2		

Byte	Bit	Name	Description	Туре	Option
	1		Rx Polarity Flip, channel 1		
	0		Rx Polarity Flip, channel 0	1	
71	7	Rx15 CDR Bypass	Rx CDR Bypass, channel 15	RW	Optional
	6	Rx14 CDR Bypass	Rx CDR Bypass, channel 14	1	
	5	Rx13 CDR Bypass	Rx CDR Bypass, channel 13	1	
	4	Rx12 CDR Bypass	Rx CDR Bypass, channel 12	1	
	3	Rx11 CDR Bypass	Rx CDR Bypass, channel 11		
	2	Rx10 CDR Bypass	Rx CDR Bypass, channel 10		
	1	Rx9 CDR Bypass	Rx CDR Bypass, channel 9		
	0	Rx8 CDR Bypass	Rx CDR Bypass, channel 8	-	
72	7	Rx7 CDR Bypass	Rx CDR Bypass, channel 7		
, 2	6	Rx6 CDR Bypass	Rx CDR Bypass, channel 6	-	
	5	Rx5 CDR Bypass	Rx CDR Bypass, channel 5	_	
	4	Rx4 CDR Bypass	Rx CDR Bypass, channel 4	_	
	3	Rx3 CDR Bypass	Rx CDR Bypass, channel 3]	
	2	Rx2 CDR Bypass	Rx CDR Bypass, channel 2	_	
	1	Rx1 CDR Bypass	Rx CDR Bypass, channel 1	1	
	0		Rx CDR Bypass, channel 1 Rx CDR Bypass, channel 0	-	
73	7-4	Rx0 CDR Bypass Rx1 OA		דאז כד	Optional
13			Rx Output Amplitude, channel 1	RW	Optional
7 4	3-0	Rx0 OA	Rx Output Amplitude, channel 0		
74	7-4	Rx3 OA	Rx Output Amplitude, channel 3	-	
7 -	3-0	Rx2 OA	Rx Output Amplitude, channel 2	4	
75	7-4	Rx5 OA	Rx Output Amplitude, channel 5	-	
	3-0	Rx4 OA	Rx Output Amplitude, channel 4	4	
76	7-4	Rx7 OA	Rx Output Amplitude, channel 7	4	
	3-0	Rx6 OA	Rx Output Amplitude, channel 6		
77	7-4	Rx9 OA	Rx Output Amplitude, channel 9	_	
	3-0	Rx8 OA	Rx Output Amplitude, channel 8		
78	7-4	Rx11 OA	Rx Output Amplitude, channel 11	_	
	3-0	Rx10 OA	Rx Output Amplitude, channel 10	_	
79	7-4	Rx13 OA	Rx Output Amplitude, channel 13	_	
	3-0	Rx12 OA	Rx Output Amplitude, channel 12	1	
80	7-4	Rx15 OA	Rx Output Amplitude, channel 15	4	
	3-0	Rx14 OA	Rx Output Amplitude, channel 14		
81	7-4	Rx1 PE	Rx Pre-Emphasis, channel 1	RW	Optional
	3-0	Rx0 PE	Rx Pre-Emphasis, channel O		
82	7-4	Rx3 PE	Rx Pre-Emphasis, channel 3		
	3-0	Rx2 PE	Rx Pre-Emphasis, channel 2		
83	7-4	Rx5 PE	Rx Pre-Emphasis, channel 5		
	3-0	Rx4 PE	Rx Pre-Emphasis, channel 4		
84	7-4	Rx7 PE	Rx Pre-Emphasis, channel 7		
	3-0	Rx6 PE	Rx Pre-Emphasis, channel 6		
85	7-4	Rx9 PE	Rx Pre-Emphasis, channel 9		
	3-0	Rx8 PE	Rx Pre-Emphasis, channel 8]	
86	7-4	Rx11 PE	Rx Pre-Emphasis, channel 11	1	
	3-0	Rx10 PE	Rx Pre-Emphasis, channel 10		
87	7-4	Rx13 PE	Rx Pre-Emphasis, channel 13	1	
	3-0	Rx12 PE	Rx Pre-Emphasis, channel 12	1	
88	7-4	Rx15 PE	Rx Pre-Emphasis, channel 15	1	
	3-0	Rx14 PE	Rx Pre-Emphasis, channel 14	1	
89	7-4	Rx1 PE	Rx Rate Select, channel 1	RW	Optional
	3-0	Rx0 PE	Rx Rate Select, channel 0		51 5 - 01101
90	7-4	Rx3 PE	Rx Rate Select, channel 3	-	
	3-0	Rx2 PE	Rx Rate Select, channel 2	1	
91	7-4	Rx5 PE	Rx Rate Select, channel 5	1	
<i>J</i> [⊥]	3-0	Rx4 PE	Rx Rate Select, channel 4	-	
L	5-0	1121	INA NACE DETECC, CHAIMET 4	1	

Byte	Bi+	Name	Description	Туре	Option
92		Rx7 PE	Rx Rate Select, channel 7	TIPe	operon
52		Rx6 PE	Rx Rate Select, channel 6	4	
93		Rx9 PE	Rx Rate Select, channel 9	-	
55		Rx8 PE	Rx Rate Select, channel 8	-	
94		Rx11 PE	Rx Rate Select, channel 11	-	
51		Rx10 PE	Rx Rate Select, channel 10	-	
95		Rx13 PE	Rx Rate Select, channel 13		
55		Rx12 PE	Rx Rate Select, channel 12	-	
96		Rx15 PE	Rx Rate Select, channel 15		
50		Rx14 PE	Rx Rate Select, channel 14	-	
97	7	Reserved		RW	Optional
51	6	Rx LOS Disable	Rx LOS SIF disable	1///	operonar
	5	RX CDR LOL	Rx CDR LOL SIF disable	-	
	5	Disable			
	4	Reserved		-	
	3	Reserved			
	2	Rx Power A/W	Rx Power Alarm/Warning SIF disable	-	
	1	Disable	in iower main, warning bir arbabie		
	1	Rx Temp A/W	Rx Temperature Alarm/Warning SIF disable	-	
	-	Disable	in imperature main, warming our arousie		
	0	Rx Vcc A/W	Rx Vcc Alarm/Warning SIF disable	-	
	-	Disable			
98	7	Rx15 Channel	Disable all FAWS reports from Rx channel 15	RW	Optional
		Fault Squelch			-1
	6	Rx14 Channel	Disable all FAWS reports from Rx channel 14	-	
		Fault Squelch	1		
	5	Rx13 Channel	Disable all FAWS reports from Rx channel 13	-	
		Fault Squelch	-		
	4	Rx12 Channel	Disable all FAWS reports from Rx channel 12		
		Fault Squelch			
	3	Rx11 Channel	Disable all FAWS reports from Rx channel 11		
		Fault Squelch			
	2	Rx10 Channel	Disable all FAWS reports from Rx channel 10		
		Fault Squelch		_	
	1		Disable all FAWS reports from Rx channel 9		
		Squelch		-	
	0		Disable all FAWS reports from Rx channel 8		
		Squelch		-	
99	7		Disable all FAWS reports from Rx channel 7		
		Squelch		-	
	6		Disable all FAWS reports from Rx channel 6		
	-	Squelch		-	
	5		Disable all FAWS reports from Rx channel 5		
	4	Squelch		-	
	4		Disable all FAWS reports from Rx channel 4		
	2	Squelch	Dischle all EAMO nonember from Du chemnel 2	-	
	3	Squelch	Disable all FAWS reports from Rx channel 3		
	2	1	Disable all FAWS reports from Rx channel 2	-	
	Ζ	Squelch	Disable all FAWS reports from KX channel 2		
	1		Disable all FAWS reports from Rx channel 1	-	
	Ŧ	Squelch	PISASIE AIT FAMS LEPOILS LIOM AX CHANNEL I		
	0	-	Disable all FAWS reports from Rx channel 0	1	
	U	Squelch	prodore arr raws reports from KX channel 0		
100	7-3	Reserved		RW	Optional
TOO	2	Rx Power Override		T/AA	operonar
	1	Rx Power Down		4	
	-	TWY TOWCT DOWII			

	Bit	Name	Description	Туре	Option
	0	Soft Reset			
101	All	Reserved		RW	Optional
102	7	M-Rx15 LOS	Mask Rx LOS indicator, channel 15	RW	Optional
	6	M-Rx14 LOS	Mask Rx LOS indicator, channel 14		
	5	M-Rx13 LOS	Mask Rx LOS indicator, channel 13		
	4	M-Rx12 LOS	Mask Rx LOS indicator, channel 12		
	3	M-Rx11 LOS	Mask Rx LOS indicator, channel 11		
	2	M-Rx10 LOS	Mask Rx LOS indicator, channel 10		
	1	M-Rx9 LOS	Mask Rx LOS indicator, channel 9		
	0	M-Rx8 LOS	Mask Rx LOS indicator, channel 8		
103	7	M-Rx7 LOS	Mask Rx LOS indicator, channel 7		
	6	M-Rx6 LOS	Mask Rx LOS indicator, channel 6		
	5	M-Rx5 LOS	Mask Rx LOS indicator, channel 5		
	4	M-Rx4 LOS	Mask Rx LOS indicator, channel 4		
	3	M-Rx3 LOS	Mask Rx LOS indicator, channel 3		
	2	M-Rx2 LOS	Mask Rx LOS indicator, channel 2		
	1	M-Rx1 LOS	Mask Rx LOS indicator, channel 1]	
	0	M-Rx0 LOS	Mask Rx LOS indicator, channel 0		
104	7	M-Rx15 CDR LOL	Mask Rx CDR LOL indicator, channel 15	RW	Optional
	6	M-Rx14 CDR LOL	Mask Rx CDR LOL indicator, channel 14		
	5	M-Rx13 CDR LOL	Mask Rx CDR LOL indicator, channel 13		
	4	M-Rx12 CDR LOL	Mask Rx CDR LOL indicator, channel 12		
	3	M-Rx11 CDR LOL	Mask Rx CDR LOL indicator, channel 11		
	2	M-Rx10 CDR LOL	Mask Rx CDR LOL indicator, channel 10		
	1	M-Rx9 CDR LOL	Mask Rx CDR LOL indicator, channel 9		
	0	M-Rx8 CDR LOL	Mask Rx CDR LOL indicator, channel 8		
105	7	M-Rx7 CDR LOL	Mask Rx CDR LOL indicator, channel 7		
	6	M-Rx6 CDR LOL	Mask Rx CDR LOL indicator, channel 6		
	5	M-Rx5 CDR LOL	Mask Rx CDR LOL indicator, channel 5		
	4	M-Rx4 CDR LOL	Mask Rx CDR LOL indicator, channel 4		
	3	M-Rx3 CDR LOL	Mask Rx CDR LOL indicator, channel 3		
	2	M-Rx2 CDR LOL	Mask Rx CDR LOL indicator, channel 2		
	1	M-Rx1 CDR LOL	Mask Rx CDR LOL indicator, channel 1		
	0	M-Rx0 CDR LOL	Mask Rx CDR LOL indicator, channel 0		
106	All	Reserved		RW	
107	All	Reserved		RW	
108	All	Reserved		RW	Optional
109	All	Reserved		RW	Optional
110	7	M-Rx15 LPW	Mask Rx Low Power Warning, channel 15	RW	Optional
	6	M-Rx14 LPW	Mask Rx Low Power Warning, channel 14	1	-
	5	M-Rx13 LPW	Mask Rx Low Power Warning, channel 13	1	
	4	M-Rx12 LPW	Mask Rx Low Power Warning, channel 12	1	
	3	M-Rx11 LPW	Mask Rx Low Power Warning, channel 11	1	
	2	M-Rx10 LPW	Mask Rx Low Power Warning, channel 10	1	
	1	M-Rx9 LPW	Mask Rx Low Power Warning, channel 9	1	
	0	M-Rx8 LPW	Mask Rx Low Power Warning, channel 8		
111	7	M-Rx7 LPW	Mask Rx Low Power Warning, channel 7	1	
	6	M-Rx6 LPW	Mask Rx Low Power Warning, channel 6	1	
	5	M-Rx5 LPW	Mask Rx Low Power Warning, channel 4		
	4	M-Rx4 LPW	Mask Rx Low Power Warning, channel 4	1	
	3	M-Rx3 LPW	Mask Rx Low Power Warning, channel 3		
	2	M-Rx2 LPW	Mask Rx Low Power Warning, channel 2	1	
	1	M-Rx1 LPW	Mask Rx Low Power Warning, channel 1		
	0	M-Rx0 LPW	Mask Rx Low Power Warning, channel 0		
1 1			Mask Rx Low Power Alarm, channel 15	RW	Optional
112	7	M-Rx15 LPA	Mask KX LOW POwer Alarm, Channel 15	LM	operonar

Byte	Bit	Name	Description	Туре	Option
	5	M-Rx13 LPA	Mask Rx Low Power Alarm, channel 13	1	
	4	M-Rx12 LPA	Mask Rx Low Power Alarm, channel 12	1	
	3	M-Rx11 LPA	Mask Rx Low Power Alarm, channel 11		
	2	M-Rx10 LPA	Mask Rx Low Power Alarm, channel 10	-	
	1	M-Rx9 LPA	Mask Rx Low Power Alarm, channel 9	-	
	0	M-Rx8 LPA	Mask Rx Low Power Alarm, channel 8		
113	7	M-Rx7 LPA	Mask Rx Low Power Alarm, channel 7		
	6	M-Rx6 LPA	Mask Rx Low Power Alarm, channel 6		
	5	M-Rx5 LPA	Mask Rx Low Power Alarm, channel 5		
	4	M-Rx4 LPA	Mask Rx Low Power Alarm, channel 4	-	
	3	M-Rx3 LPA	Mask Rx Low Power Alarm, channel 3	1	
	2	M-Rx2 LPA	Mask Rx Low Power Alarm, channel 2		
	1	M-Rx1 LPA	Mask Rx Low Power Alarm, channel 1	_	
	0	M-Rx0 LPA	Mask Rx Low Power Alarm, channel 0	_	
114	7	M-Rx15 HPA	Mask Rx High Power Alarm, channel 15	RW	Optional
	6	M-Rx14 HPA	Mask Rx High Power Alarm, channel 14	100	operonar
	5	M-Rx13 HPA	Mask Rx High Power Alarm, channel 13		
	4	M-Rx12 HPA	Mask Rx High Power Alarm, channel 12	-	
	3	M-Rx11 HPA	Mask Rx High Power Alarm, channel 11	1	
	2	M-Rx10 HPA	Mask Rx High Power Alarm, channel 10		
	1	M-Rx9 HPA	Mask Rx High Power Alarm, channel 9	-	
	0	M-Rx8 HPA	Mask Rx High Power Alarm, channel 8	-	
115	7	M-Rx7 HPA	Mask Rx High Power Alarm, channel 7	-	
110	6	M-Rx6 HPA	Mask Rx High Power Alarm, channel 6	-	
	5	M-Rx5 HPA	Mask Rx High Power Alarm, channel 5	-	
	4	M-Rx4 HPA	Mask Rx High Power Alarm, channel 4	-	
	3	M-Rx3 HPA	Mask Rx High Power Alarm, channel 3	-	
	2	M-Rx2 HPA	Mask Rx High Power Alarm, channel 2	-	
	1	M-Rx1 HPA	Mask Rx High Power Alarm, channel 1	-	
	0	M-Rx0 HPA	Mask Rx High Power Alarm, channel 0	-	
116	7		Mask High 1 st Temperature Alarm	RW	Optional
110	6	M-Temp Low Alarm	Mask Low 1 st Temperature Alarm	100	operonar
	5	M-Temp High	Mask High 1 st Temperature Warning	-	
	5	Warning	Hask high i temperature warning		
	4		Mask Low 1 st Temperature Warning	-	
	-	Warning	hask how i remperature warning		
	3	M-Temp 2 High	Mask High 2 nd Temperature Alarm	-	
	5	Alarm			
	2	M-Temp 2 Low	Mask Low 2 nd Temperature 2 Alarm	-	
	2	Alarm	THE TOWN 2 TOWNER CALLER TO THE THE		
	1	M-Temp 2 High	Mask High 2 nd Temperature Warning	1	
	-	Warning			
	0	M-Temp 2 Low	Mask Low 2 nd Temperature Warning	1	
	-	Warning			
117	7	M-Vcc 3.3V High	Mask 3.3V Supply High Alarm	RW	Optional
		Alarm			
	6	M-Vcc 3.3V Low	Mask 3.3V Supply Low Alarm	1	
	-	Alarm			
	5	M-Vcc 3.3V High	Mask 3.3V Supply High Warning	1	
	-	Warning			
	4	M-Vcc 3.3V Low	Mask 3.3V Supply Low Warning	1	
	-	Warning			
	3-0	Reserved		1	
118	7	P-Non-Volatile	Persistence treated as non-volatile	RW	Optional
	6	P-Rx LOS Alarm	Persistent Rx LOS Alarm		5 P S F S H G T
	5	P-Rx CDR LOL	Persistent Rx CDR LOL Alarm	-	
		Alarm			
		· · ····		1	

Byte	Bit	Name	Description	Туре	Option
	4	Reserved			
	3	Reserved			
	2	P-Rx Power Alarm	Persistent Rx Power Alarm		
	1	P-Rx Temperature	Persistent Rx Temperature Alarm		
		Alarm			
	0	P-Rx Vcc Alarm	Persistent Rx Vcc Alarm		
119	All	PWCE MSB	Password Change Entry Area	WO	Optional
120	All	PWCE			
121	All	PWCE			
122	All	PWCE LSB			
123	All	PWE MSB	Password Entry Area	WO	Required
124	All	PWE			
120	All	PWE			
126	All	PWE LSB			
127	All	PSB	Page Select byte	RW	Required

1 9.7 Lower Page Tx

2 Table 44: Lower Memory Page Tx

Byte	Bit		Description	Туре	-
0	All	Identifier	Identifier - Type of Serial Module	RO	Required
			(same value as page 0 byte 128)		
1	All	Version ID	Identifier - Version of Serial Module	RO	Required
			Specification		
2	7	Flat_mem	Upper memory flat or paged.	RO	Required
			0= paged, 1= Page 00h only		
	6	Tx Bias and Power	Set, when any bit in #11-16 is set		
		Alarm Summary			
_	5	Reserved			
	4	Tx LOS, Fault and	Set, when any bit in $#3-8$ is set		
		LOL Alarm Summary		_	
-	3	Reserved		_	
	2	Temperature and	Set, when any bit in $#17-18$ is set		
		Vcc Alarm Summary		_	
	1	Interrupt	Set, when IntL pin is asserted low	_	
	0	DataNotReady	Set while memory data is not ready		
3	7	L-Tx15 LOS	Latched Tx LOS indicator, channel 15	RO	Optional
_	6	L-Tx14 LOS	Latched Tx LOS indicator, channel 14		
_	5	L-Tx13 LOS	Latched Tx LOS indicator, channel 13		
_	4	L-Tx12 LOS	Latched Tx LOS indicator, channel 12		
	3	L-Tx11 LOS	Latched Tx LOS indicator, channel 11		
	2	L-Tx10 LOS	Latched Tx LOS indicator, channel 10		
	1	L-Tx9 LOS	Latched Tx LOS indicator, channel 9		
	0	L-Tx8 LOS	Latched Tx LOS indicator, channel 8		
4	7	7 L-Tx7 LOS Latched Tx LOS indicator, cl	Latched Tx LOS indicator, channel 7		
	6	L-Tx6 LOS	Latched Tx LOS indicator, channel 6		
	5	L-Tx5 LOS	Latched Tx LOS indicator, channel 5		
	4	L-Tx4 LOS	Latched Tx LOS indicator, channel 4		
	3	L-Tx3 LOS	Latched Tx LOS indicator, channel 3		
	2	L-Tx2 LOS	Latched Tx LOS indicator, channel 2		
	1	L-Tx1 LOS	Latched Tx LOS indicator, channel 1		
	0	L-Tx0 LOS	Latched Tx LOS indicator, channel 0		
5	7	L-Tx15 CDR LOL	Latched Tx CDR LOL indicator, channel 15	RO	Optional
	6	L-Tx14 CDR LOL	Latched Tx CDR LOL indicator, channel 14		
	5	L-Tx13 CDR LOL	Latched Tx CDR LOL indicator, channel 13		
	4	L-Tx12 CDR LOL	Latched Tx CDR LOL indicator, channel 12		
	3	L-Tx11 CDR LOL	Latched Tx CDR LOL indicator, channel 11		
	2	L-Tx10 CDR LOL	Latched Tx CDR LOL indicator, channel 10		
Ē	1	L-Tx9 CDR LOL	Latched Tx CDR LOL indicator, channel 9		
أ	0	L-Tx8 CDR LOL	Latched Tx CDR LOL indicator, channel 8		
6	7	L-Tx7 CDR LOL	Latched Tx CDR LOL indicator, channel 7		
ĺ	6	L-Tx6 CDR LOL	Latched Tx CDR LOL indicator, channel 6		
	5	L-Tx5 CDR LOL	Latched Tx CDR LOL indicator, channel 5		
ĺ	4	L-Tx4 CDR LOL	Latched Tx CDR LOL indicator, channel 4		
	3	L-Tx3 CDR LOL	Latched Tx CDR LOL indicator, channel 3		
ĺ	2	L-Tx2 CDR LOL	Latched Tx CDR LOL indicator, channel 2		
F	1	L-Tx1 CDR LOL	Latched Tx CDR LOL indicator, channel 1	1	
ŀ	0	L-Tx0 CDR LOL	Latched Tx CDR LOL indicator, channel 0	1	
7	7	L-Tx15 Fault	Latched Tx Fault indicator, channel 15	RO	Optional
F	6	L-Tx14 Fault	Latched Tx Fault indicator, channel 14	1	
F	5	L-Tx13 Fault	Latched Tx Fault indicator, channel 13	1	
	4	L-Tx12 Fault	Latched Tx Fault indicator, channel 12	1	
⊢				1	1

	2	L-Tx10 Fault	Istabad The Tault indicator sharped 10		
	2		Latched Tx Fault indicator, channel 10		
	1	L-Tx9 Fault	Latched Tx Fault indicator, channel 9		
0	0	L-Tx8 Fault	Latched Tx Fault indicator, channel 8		
8	7	L-Tx7 Fault	Latched Tx Fault indicator, channel 7		
	6	L-Tx6 Fault	Latched Tx Fault indicator, channel 6		
	5	L-Tx5 Fault	Latched Tx Fault indicator, channel 5		
	4	L-Tx4 Fault	Latched Tx Fault indicator, channel 4		
	3	L-Tx3 Fault	Latched Tx Fault indicator, channel 3		
	2	L-Tx2 Fault	Latched Tx Fault indicator, channel 2		
	1	L-Tx1 Fault	Latched Tx Fault indicator, channel 1		
	0	L-Tx0 Fault	Latched Tx Fault indicator, channel 0		
9	7	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 15	RO	Optional
	6	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 14		
	5	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 13		
	4	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 12		
	3	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 11		
	2	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 10		
	1	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 9		
	0	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 8		
10	7	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 7		
	6	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 6		
	5	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 5		
	4	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 4		
	3	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 3		
	2	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 2		
	1	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 1		
	0	L-Tx15 HBA	Latched Tx High Bias Alarm, channel 0		
11	7	L-Tx15 LBA	Latched Tx Low Bias Alarm, channel 15	RO	Optional
	6	L-Tx14 LBA	Latched Tx Low Bias Alarm, channel 14		
	5	L-Tx13 LBA	Latched Tx Low Bias Alarm, channel 13		
	4	L-Tx12 LBA	Latched Tx Low Bias Alarm, channel 12		
	3	L-Tx11 LBA	Latched Tx Low Bias Alarm, channel 11		
	2	L-Tx10 LBA	Latched Tx Low Bias Alarm, channel 10		
	1	L-Tx9 LBA	Latched Tx Low Bias Alarm, channel 9		
	0	L-Tx8 LBA	Latched Tx Low Bias Alarm, channel 8		
12	7	L-Tx7 LBA	Latched Tx Low Bias Alarm, channel 7		
	6	L-Tx6 LBA	Latched Tx Low Bias Alarm, channel 6		
	5	L-Tx5 LBA	Latched Tx Low Bias Alarm, channel 4		
	4	L-Tx4 LBA	Latched Tx Low Bias Alarm, channel 4		
	3	L-Tx3 LBA	Latched Tx Low Bias Alarm, channel 3		
	2	L-Tx2 LBA	Latched Tx Low Bias Alarm, channel 2		
	1	L-Tx1 LBA	Latched Tx Low Bias Alarm, channel 1		
	0	L-Tx0 LBA	Latched Tx Low Bias Alarm, channel 0		
13	7	L-Tx15 HPA	Latched Tx High Power Alarm, channel 15	RO	Optional
	6	L-Tx14 HPA	Latched Tx High Power Alarm, channel 14		
	5	L-Tx13 HPA	Latched Tx High Power Alarm, channel 13		
	4	L-Tx12 HPA	Latched Tx High Power Alarm, channel 12		
	3	L-Tx11 HPA	Latched Tx High Power Alarm, channel 11		
	2	L-Tx10 HPA	Latched Tx High Power Alarm, channel 10		
	1	L-Tx9 HPA	Latched Tx High Power Alarm, channel 9		
	0	L-Tx8 HPA	Latched Tx High Power Alarm, channel 8		
14	7	L-Tx7 HPA	Latched Tx High Power Alarm, channel 7		
	6	L-Tx6 HPA	Latched Tx High Power Alarm, channel 6		
	5	L-Tx5 HPA	Latched Tx High Power Alarm, channel 5		
	4	L-Tx4 HPA	Latched Tx High Power Alarm, channel 4		
	3	L-Tx3 HPA	Latched Tx High Power Alarm, channel 3		1
	2	L-Tx2 HPA	Latched Tx High Power Alarm, channel 2		
·		· · ·			*

		-			1
	1	L-Tx1 HPA	Latched Tx High Power Alarm, channel 1		
	0	L-Tx0 HPA	Latched Tx High Power Alarm, channel 0		
15	7	L-Tx15 LPA	Latched Tx Low Power Alarm, channel 15	RO	Optional
	6	L-Tx14 LPA	Latched Tx Low Power Alarm, channel 14		
	5	L-Tx13 LPA	Latched Tx Low Power Alarm, channel 13		
	4	L-Tx12 LPA	Latched Tx Low Power Alarm, channel 12		
	3	L-Tx11 LPA	Latched Tx Low Power Alarm, channel 11		
	2	L-Tx10 LPA	Latched Tx Low Power Alarm, channel 10		
	1	L-Tx9 LPA	Latched Tx Low Power Alarm, channel 9		
	0	L-Tx8 LPA	Latched Tx Low Power Alarm, channel 8		
16	7	L-Tx7 LPA	Latched Tx Low Power Alarm, channel 7		
	6	L-Tx6 LPA	Latched Tx Low Power Alarm, channel 6		
	5	L-Tx5 LPA	Latched Tx Low Power Alarm, channel 5		
	4	L-Tx4 LPA	Latched Tx Low Power Alarm, channel 4		
	3	L-Tx3 LPA	Latched Tx Low Power Alarm, channel 3		
	2	L-Tx2 LPA	Latched Tx Low Power Alarm, channel 2		
	1	L-Tx1 LPA	Latched Tx Low Power Alarm, channel 1		
	0	L-Tx0 LPA	Latched Tx Low Power Alarm, channel 0		
17	7	L-Temp High Alarm	Latched High 1 st Temperature Alarm	RO	Optional
	6	L-Temp Low Alarm	Latched Low 1 st Temperature Alarm		
	5	L-Temp High	Latched High 1 st Temperature Warning	1	
		Warning			
	4	L-Temp Low Warning	Latched Low 1 st Temperature Warning		
	3	L-Temp 2 High	Latched High 2 nd Temperature Alarm		
		Alarm			
	2	L-Temp 2 Low Alarm	Latched Low 2 nd Temperature 2 Alarm		
	1	L-Temp 2 High	Latched High 2 nd Temperature Warning		
		Warning			
	0	L-Temp 2 Low	Latched Low 2 nd Temperature Warning		
		Warning			
18	7	L-Vcc 3.3V High	Latched 3.3V Supply High Alarm	RO	Optional
		Alarm			
	6	L-Vcc 3.3V Low	Latched 3.3V Supply Low Alarm		
		Alarm			
	5	L-Vcc 3.3V High	Latched 3.3V Supply High Warning		
		Warning			
	4	L-Vcc 3.3V Low	Latched 3.3V Supply Low Warning		
		Warning			
	3-0	Reserved			
19	7	Raw Tx15 LOS State	Unlatched Tx LOS indicator, channel 15	RO	Optional
	6	Raw Tx14 LOS State	Unlatched Tx LOS indicator, channel 14		
	5	Raw Tx13 LOS State	Unlatched Tx LOS indicator, channel 13		
	4	Raw Tx12 LOS State	Unlatched Tx LOS indicator, channel 12		
	3	Raw Tx11 LOS State	Unlatched Tx LOS indicator, channel 11		
	2	Raw Tx10 LOS State	Unlatched Tx LOS indicator, channel 10		
	1	Raw Tx9 LOS State	Unlatched Tx LOS indicator, channel 9		
	0	Raw Tx8 LOS State	Unlatched Tx LOS indicator, channel 8		
20	7	Raw Tx7 LOS State	Unlatched Tx LOS indicator, channel 7	1	
	6	Raw Tx6 LOS State	Unlatched Tx LOS indicator, channel 6		
	5	Raw Tx5 LOS State	Unlatched Tx LOS indicator, channel 5	1	
	4	Raw Tx4 LOS State	Unlatched Tx LOS indicator, channel 4		
	3	Raw Tx3 LOS State	Unlatched Tx LOS indicator, channel 3	1	
	2	Raw Tx2 LOS State	Unlatched Tx LOS indicator, channel 2	1	
	1	Raw Tx1 LOS State	Unlatched Tx LOS indicator, channel 1	1	
			Unlatched Tx LOS indicator, channel 0	1	
	0	Raw Tx0 LOS State	Unitatemen ix LOS indicator, channel U		
21	0 7	Raw Tx0 LOS State Raw Tx15 LOL State	Unlatched Tx CDR LOL indicator, channel 15	RO	Optional
21	-			RO	Optional

		Ctata	
	5	State Raw Tx13 CDR LOL	Unlatched Tx CDR LOL indicator, channel 13
	5	State	
	4	Raw Tx12 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 12
	3	Raw Tx11 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 11
	2	Raw Tx10 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 10
	1	Raw Tx9 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 9
	0	Raw Tx8 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 8
22	7	Raw Tx7 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 7
	6	Raw Tx6 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 6
	5	Raw Tx5 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 5
	4	Raw Tx4 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 4
	3	Raw Tx3 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 3
	2	Raw Tx2 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 2
	1	Raw Tx1 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 1
	0	Raw Tx0 CDR LOL State	Unlatched Tx CDR LOL indicator, channel 0
23	7	Raw Tx15 Fault State	Unlatched Tx Fault indicator, channel 15 RO Optional
	6	Raw Tx14 Fault State	Unlatched Tx Fault indicator, channel 14
	5	Raw Tx13 Fault State	Unlatched Tx Fault indicator, channel 13
	4	Raw Tx12 Fault State	Unlatched Tx Fault indicator, channel 12
	3	Raw Tx11 Fault State	Unlatched Tx Fault indicator, channel 11
	2	Raw Tx10 Fault State	Unlatched Tx Fault indicator, channel 10
	1	Raw Tx9 Fault State	Unlatched Tx Fault indicator, channel 9
	0	Raw Tx8 FaultState	Unlatched Tx Fault indicator, channel 8
24	7	Raw Tx7 Fault State	Unlatched Tx Fault indicator, channel 7
	6	Raw Tx6 Fault State	Unlatched Tx Fault indicator, channel 6
	5	Raw Tx5 Fault State	Unlatched Tx Fault indicator, channel 5
	4	Raw Tx4 Fault State	Unlatched Tx Fault indicator, channel 4
	3	Raw Tx3 Fault State	Unlatched Tx Fault indicator, channel 3
	2	Raw Tx2 Fault State	Unlatched Tx Fault indicator, channel 2
1	1	Raw Tx1 Fault	Unlatched Tx Fault indicator, channel 1
		State	

	0	Raw Tx0 Fault	Unlatabad The Fault indicator abornal 0		
	0	State	Unlatched Tx Fault indicator, channel 0		
25	All	Temperature 1	1 st internally measured temperature [°C]	RW	Optional
26	All	Temperature 2	2 nd internally measured temperature [°C]	RW	Optional
27	All	Vcc 3.3V MSB	Internally measured supply voltage	RO	Optional
28	All	Vcc 3.3V LSB	3.3V [100 µV]		
29	All	Icc MSB	Internally measured supply current [1 mA]	RO	Optional
30	All	ICC LSB			
31	All	TiO MSB	Elapsed Time in Operation [2 h]	RO	Optional
32	All	TiO LSB		D O	
33	All	Tx0 Optical Power	Tx Light Output Monitor, channel 0 $[20\mu W]$	RO	Optional
34	All	Tx1 Optical Power	Tx Light Output Monitor, channel 1 [20µW]		
35	All	Tx2 Optical Power	Tx Light Output Monitor, channel 2 $[20\mu W]$		
36	All	Tx3 Optical Power	Tx Light Output Monitor, channel 3 [20µW]		
37	All	Tx4 Optical Power	Tx Light Output Monitor, channel 4 [20 μ W]		
38	All	Tx5 Optical Power	Tx Light Output Monitor, channel 5 [20 $\mu\text{W}]$		
39	All	Tx6 Optical Power	Tx Light Output Monitor, channel 6 [20 $\mu \text{W}]$		
40	All	Tx7 Optical Power	Tx Light Output Monitor, channel 7 $[20\mu\text{W}]$		
41	All	Tx8 Optical Power	Tx Light Output Monitor, channel 8 $[20\mu W]$		
42	All	Tx9 Optical Power	Tx Light Output Monitor, channel 9 [20µW]		
43	All	Tx10 Optical Power	Tx Light Output Monitor, channel 10 [20 μ W]		
44	All	Tx11 Optical Power	Tx Light Output Monitor, channel 11 $[20\mu W]$		
45	All	Tx12 Optical Power	Tx Light Output Monitor, channel 12 [20µW]		
46	All	Tx13Optical Power	Tx Light Output Monitor, channel 13 [20µW]		
47	All	Tx14 Optical Power	Tx Light Output Monitor, channel 14 [20µW]		
48	All	Tx15 Optical Power	Tx Light Output Monitor, channel 15 [20µW]		
49	All	Tx0 Bias Current	Tx Bias Current Monitor, channel 0 [0.1 mA]	RO	Optional
50	All	Tx1 Bias Current	Tx Bias Current Monitor, channel 1 [0.1 mA]		-
51	All	Tx2 Bias Current	Tx Bias Current Monitor, channel 2 [0.1 mA]		
52	All	Tx3 Bias Current	Tx Bias Current Monitor, channel 3 [0.1 mA]		
53	All	Tx4 Bias Current	Tx Bias Current Monitor, channel 4 [0.1 mA]		
54	All	Tx5 Bias Current	Tx Bias Current Monitor, channel 5 [0.1 mA]		
55 56	All All	Tx6 Bias Current Tx7 Bias Current	Tx Bias Current Monitor, channel 6 [0.1 mA] Tx Bias Current Monitor, channel 7 [0.1 mA]		
57	All	Tx8 Bias Current	Tx Bias Current Monitor, channel 8 [0.1 mA]		
58	All	Tx9 Bias Current	Tx Bias Current Monitor, channel 9 [0.1 mA]		
59	All	Tx10 Bias Current	Tx Bias Current Monitor, channel 10 [0.1		
			mA]		
60	All	Tx11 Bias Current	Tx Bias Current Monitor, channel 11 [0.1		
			mA]		
61	All	Tx12 Bias Current	Tx Bias Current Monitor, channel 12 [0.1		
62	All	Tx13Bias Current	mA] Tx Bias Current Monitor, channel 13 [0.1		
02	ATT	INISDIAS CULLENC	mA]		
63	All	Tx14 Bias Current	Tx Bias Current Monitor, channel 14 [0.1		
			mA]		
64	All	Tx15 Bias Current	Tx Bias Current Monitor, channel 15 [0.1		
			mA]		
65	7	Tx15 Disable	Tx Output Disable, channel 15	RW	Optional
	6	Tx14 Disable	Tx Output Disable, channel 14		
	5	Tx13 Disable	Tx Output Disable, channel 13		
	4	Tx12 Disable	Tx Output Disable, channel 12		
	3	Tx11 Disable Tx10 Disable	Tx Output Disable, channel 11 Tx Output Disable, channel 10		
	1	Tx9 Disable	Tx Output Disable, channel 9		
L	±	TWO DIDUDIC	in sucput bibusit, channel J		

	1		1	1	
	0	Tx8 Disable	Tx Output Disable, channel 8		
66	7	Tx7 Disable	Tx Output Disable, channel 7	_	
	6	Tx6 Disable	Tx Output Disable, channel 6		
	5	Tx5 Disable	Tx Output Disable, channel 5		
	4	Tx4 Disable	Tx Output Disable, channel 4		
	3	Tx3 Disable	Tx Output Disable, channel 3		
	2	Tx2 Disable	Tx Output Disable, channel 2		
	1	Tx1 Disable	Tx Output Disable, channel 1		
	0	Tx0 Disable	Tx Output Disable, channel 0		
67	7	Tx15 Squelch Disable	Tx Squelch Disable, channel 15	RW	Optional
	6	Tx14 Squelch	Tx Squelch Disable, channel 14		
-		Disable		_	
	5	Tx13 Squelch	Tx Squelch Disable, channel 13		
-		Disable		_	
	4	Tx12 Squelch	Tx Squelch Disable, channel 12		
		Disable		_	
	3	Tx11 Squelch Disable	Tx Squelch Disable, channel 11		
-	2	Tx10 Squelch	Tx Squelch Disable, channel 10		
	1	Disable		_	
	1	Tx9 Squelch Disable	Tx Squelch Disable, channel 9		
	0	Tx8 Squelch Disable	Tx Squelch Disable, channel 8		
68	7	Tx7 Squelch Disable	Tx Squelch Disable, channel 7		
	6	Tx6 Squelch Disable	Tx Squelch Disable, channel 6		
	5	Tx5 Squelch Disable	Tx Squelch Disable, channel 5		
	4	Tx4 Squelch Disable	Tx Squelch Disable, channel 4		
	3	Tx3 Squelch Disable	Tx Squelch Disable, channel 3		
	2	Tx2 Squelch Disable	Tx Squelch Disable, channel 2		
	1	Tx1 Squelch	Tx Squelch Disable, channel 1		
		Disable		-	
	0	Tx0 Squelch Disable	Tx Squelch Disable, channel 0		
69	7	Tx15 Polarity Flip	Tx Polarity Flip, channel 15	RW	Optional
	6		Tx Polarity Flip, channel 14		
	5		Tx Polarity Flip, channel 13	1	
	4	Tx12 Polarity Flip		1	
	3	Tx11 Polarity Flip		1	
	2		Tx Polarity Flip, channel 10	1	
	1	Tx9 Polarity Flip	Tx Polarity Flip, channel 9	1	
	0	Tx8 Polarity Flip	Tx Polarity Flip, channel 8	_	
70	-			-	
/0	7	Tx7 Polarity Flip	Tx Polarity Flip, channel 7	-	
-	6	Tx6 Polarity Flip	Tx Polarity Flip, channel 6	-	
	5	Tx5 Polarity Flip	Tx Polarity Flip, channel 5	4	
	4	Tx4 Polarity Flip	Tx Polarity Flip, channel 4	4	
	3	Tx3 Polarity Flip	Tx Polarity Flip, channel 3	4	
	2	Tx2 Polarity Flip	Tx Polarity Flip, channel 2	_	
	1	Tx1 Polarity Flip	Tx Polarity Flip, channel 1		
	0	Tx0 Polarity Flip	Tx Polarity Flip, channel 0		

71	7			DH	
71	7	Tx15 CDR Bypass	Tx CDR Bypass, channel 15	RW	Optional
-	-	Tx14 CDR Bypass	Tx CDR Bypass, channel 14	-	
-	5	Tx13 CDR Bypass	Tx CDR Bypass, channel 13	-	
-	4	Tx12 CDR Bypass	Tx CDR Bypass, channel 12	-	
-	3	Tx11 CDR Bypass	Tx CDR Bypass, channel 11	-	
-	2	Tx10 CDR Bypass	Tx CDR Bypass, channel 10	-	
	1	Tx9 CDR Bypass	Tx CDR Bypass, channel 9		
= 0	0	Tx8 CDR Bypass	Tx CDR Bypass, channel 8		
72	7	Tx7 CDR Bypass	Tx CDR Bypass, channel 7	4	
-	6	Tx6 CDR Bypass	Tx CDR Bypass, channel 6	-	
	5	Tx5 CDR Bypass	Tx CDR Bypass, channel 5	_	
-	4	Tx4 CDR Bypass	Tx CDR Bypass, channel 4	-	
-	3	Tx3 CDR Bypass	Tx CDR Bypass, channel 3	-	
	2	Tx2 CDR Bypass	Tx CDR Bypass, channel 2	-	
	1	Tx1 CDR Bypass	Tx CDR Bypass, channel 1		
	0	Tx0 CDR Bypass	Tx CDR Bypass, channel 0		
73	7	Tx15 CTLE Mode	Tx Equalization Mode, channel 15^1	RW	Optional
	6	Tx14 CTLE Mode	Tx Equalization Mode, channel 14 ¹		
	5	Tx13 CTLE Mode	Tx Equalization Mode, channel 13 ¹		
	4	Tx12 CTLE Mode	Tx Equalization Mode, channel 12 ¹		
	3	Tx11 CTLE Mode	Tx Equalization Mode, channel 11 ¹		
	2	Tx10 CTLE Mode	Tx Equalization Mode, channel 10 ¹		
	1	Tx9 CTLE Mode	Tx Equalization Mode, channel 9 ¹		
	0	Tx8 CTLE Mode	Tx Equalization Mode, channel 81		
74	7	Tx7 CTLE Mode	Tx Equalization Mode, channel 7 ¹		
-	6	Tx6 CTLE Mode	Tx Equalization Mode, channel 6 ¹		
	5	Tx5 CTLE Mode	Tx Equalization Mode, channel 5 ¹		
-	4	Tx4 CTLE Mode	Tx Equalization Mode, channel 4 ¹	-	
-	3	Tx3 CTLE Mode	Tx Equalization Mode, channel 3 ¹	-	
-	2	Tx2 CTLE Mode	Tx Equalization Mode, channel 2 ¹		
-	1	Tx1 CTLE Mode	Tx Equalization Mode, channel 1 ¹		
-	0	Tx0 CTLE Mode	Tx Equalization Mode, channel 0 ¹		
75	7	Tx15AEFreeze	Tx Adaptive Equalization Freeze, channel	-	
			15 ²		
-	6	Tx14AE Freeze	Tx Adaptive Equalization Freeze, channel		
	_		14 ²		
-	5	Tx13AE Freeze	Tx Adaptive Equalization Freeze, channel		
			13 ²		
-	4	Tx12AE Freeze	Tx Adaptive Equalization Freeze, channel		
			12 ²		
-	3	Tx11AE Freeze	Tx Adaptive Equalization Freeze, channel		
			11 ²		
	2	Tx10AE Freeze	Tx Adaptive Equalization Freeze, channel	1	
			10 ²		
	1	Tx9AE Freeze	Tx Adaptive Equalization Freeze, channel 9 ²	1	
	0	Tx8AE Freeze	Tx Adaptive Equalization Freeze, channel 8 ²	1	
76	7	Tx7 AE Freeze	Tx Adaptive Equalization Freeze, channel 7 ²	1	
-	6	Tx6 AE Freeze	Tx Adaptive Equalization Freeze, channel 6 ²	1	
	5	Tx5 AE Freeze	Tx Adaptive Equalization Freeze, channel 5 ²	1	
	4	Tx4 AE Freeze	Tx Adaptive Equalization Freeze, channel 4 ²	1	
	3	Tx3 AE Freeze	Tx Adaptive Equalization Freeze, channel 3 ²	1	
	2	Tx2 AE Freeze	Tx Adaptive Equalization Freeze, channel 2 ²	1	
	1	Tx1 AE Freeze	Tx Adaptive Equalization Freeze, channel 1 ²	1	
	0	Tx0 AE Freeze	Tx Adaptive Equalization Freeze, channel 0 ²	1	
77	Ŭ	Reserved			
78		Reserved		1	
79		Reserved		-	
, ,	1			I	

827-4Tx3 EQTx Equalization, channel 3823-0Tx2 EQTx Equalization, channel 2837-4Tx5 EQTx Equalization, channel 5833-0Tx4 EQTx Equalization, channel 4847-4Tx7 EQTx Equalization, channel 4847-4Tx7 EQTx Equalization, channel 7843-0Tx6 EQTx Equalization, channel 6857-4Tx9 EQTx Equalization, channel 9863-0Tx10 EQTx Equalization, channel 10877-4Tx13 EQTx Equalization, channel 13873-0Tx12 EQTx Equalization, channel 13887-4Tx15 EQTx Equalization, channel 14893-0Tx0 PETx Rate Select, channel 1893-0Tx0 PETx Rate Select, channel 1907-4Tx3 PETx Rate Select, channel 3903-0Tx4 PETx Rate Select, channel 5913-0Tx4 PETx Rate Select, channel 4927-4Tx7 PETx Rate Select, channel 7923-0Tx6 PETx Rate Select, channel 7933-0Tx8 PETx Rate Select, channel 1943-0Tx10 PETx Rate Select, channel 1953-0Tx14 PETx Rate Select, channel 1943-0Tx10 PETx Rate Select, channel 1953-0Tx14 PETx Rate Select, channel 13953-0Tx12 PETx Rate Select, chann	otional
81 3-0 TX0 EQ TX Equalization, channel 0 RW Op 82 7-4 TX3 EQ TX Equalization, channel 2 3 83 7-4 TX5 EQ TX Equalization, channel 2 3 83 7-4 TX5 EQ TX Equalization, channel 2 3 83 3-0 TX4 EQ TX Equalization, channel 4 4 84 7-4 TX7 EQ TX Equalization, channel 7 64 84 7-4 TX7 EQ TX Equalization, channel 7 64 85 3-0 TX8 EQ TX Equalization, channel 7 64 86 7-4 TX11 EQ TX Equalization, channel 10 7 87 3-0 TX12 EQ TX Equalization, channel 10 7 87 3-0 TX12 EQ TX Equalization, channel 11 7 88 7-4 TX15 EQ TX Equalization, channel 14 7 89 7-4 TX12 EQ TX Rate Select, channel 1 7 90 7-4 TX17 PE TX Rate Select	
82 7-4 Tx3 EQ Tx Equalization, channel 3 82 3-0 Tx2 EQ Tx Equalization, channel 2 83 7-4 Tx5 EQ Tx Equalization, channel 5 83 3-0 Tx4 EQ Tx Equalization, channel 4 84 7-4 Tx7 EQ Tx Equalization, channel 7 84 3-0 Tx6 EQ Tx Equalization, channel 6 85 7-4 Tx9 EQ Tx Equalization, channel 6 86 7-4 Tx19 EQ Tx Equalization, channel 10 86 7-4 Tx11 EQ Tx Equalization, channel 11 86 3-0 Tx10 EQ Tx Equalization, channel 10 87 7-4 Tx13 EQ Tx Equalization, channel 11 86 7-4 Tx15 EQ Tx Equalization, channel 11 87 7-4 Tx15 EQ Tx Equalization, channel 12 88 7-0 Tx14 EQ Tx Equalization, channel 14 89 7-4 Tx17 EQ Tx Equalization, channel 16 89 7-4 Tx17 EQ Tx Rate Select, chann	
82 3-0 Tx2 EQ Tx Equalization, channel 2 83 7-4 Tx5 EQ Tx Equalization, channel 5 83 3-0 Tx4 EQ Tx Equalization, channel 4 84 7-4 Tx7 EQ Tx Equalization, channel 4 84 7-4 Tx7 EQ Tx Equalization, channel 4 84 7-4 Tx7 EQ Tx Equalization, channel 7 84 3-0 Tx6 EQ Tx Equalization, channel 6 85 7-4 Tx9 EQ Tx Equalization, channel 9 85 3-0 Tx8 EQ Tx Equalization, channel 10 86 7-4 Tx11 EQ Tx Equalization, channel 10 87 7-4 Tx13 EQ Tx Equalization, channel 10 87 7-4 Tx13 EQ Tx Equalization, channel 10 87 3-0 Tx14 EQ Tx Equalization, channel 11 88 3-0 Tx14 EQ Tx Equalization, channel 14 89 3-0 Tx0 PE Tx Rate Select, channel 1 90 7-4 Tx17 PE Tx Rate Select, channel 5 </td <td>ntional</td>	ntional
83 7-4 TX5 EQ Tx Equalization, channel 5 83 3-0 Tx4 EQ Tx Equalization, channel 4 84 3-0 Tx6 EQ Tx Equalization, channel 7 84 3-0 Tx6 EQ Tx Equalization, channel 6 85 3-0 Tx8 EQ Tx Equalization, channel 8 86 7-4 Tx11 EQ Tx Equalization, channel 10 87 3-0 Tx8 EQ Tx Equalization, channel 11 86 3-0 Tx10 EQ Tx Equalization, channel 10 87 3-0 Tx18 EQ Tx Equalization, channel 12 88 3-0 Tx12 EQ Tx Equalization, channel 14 89 7-4 Tx15 EQ Tx Equalization, channel 14 89 7-4 Tx1 PE Tx Rate Select, channel 1 89 3-0 Tx0 PE Tx Rate Select, channel 2 91 7-4 Tx1 PE Tx Rate Select, channel 4 92 7-4 Tx7 PE Tx Rate Select, channel 7 92 3-0 Tx6 PE Tx Rate Select, channel 7	ntional
83 3-0 Tx4 EQ Tx Equalization, channel 4 84 7-4 Tx7 EQ Tx Equalization, channel 7 84 3-0 Tx6 EQ Tx Equalization, channel 6 85 7-4 Tx9 EQ Tx Equalization, channel 9 85 3-0 Tx8 EQ Tx Equalization, channel 1 86 7-4 Tx11 EQ Tx Equalization, channel 11 86 3-0 Tx10 EQ Tx Equalization, channel 10 87 7-4 Tx15 EQ Tx Equalization, channel 13 87 3-0 Tx10 EQ Tx Equalization, channel 14 86 3-0 Tx10 EQ Tx Equalization, channel 15 88 3-0 Tx14 EQ Tx Equalization, channel 14 89 7-4 Tx15 EQ Tx Equalization, channel 14 89 7-4 Tx19 PE Tx Rate Select, channel 1 80 3-0 Tx0 PE Tx Rate Select, channel 1 90 7-4 Tx3 PE Tx Rate Select, channel 4 92 7-4 Tx7 PE Tx Rate Select, channel 7<	ntional
84 7-4 Tx7 EQ Tx Equalization, channel 7 84 3-0 Tx6 EQ Tx Equalization, channel 6 85 7-4 Tx9 EQ Tx Equalization, channel 9 85 3-0 Tx8 EQ Tx Equalization, channel 9 85 3-0 Tx8 EQ Tx Equalization, channel 10 86 7-4 Tx11 EQ Tx Equalization, channel 10 87 3-0 Tx12 EQ Tx Equalization, channel 13 87 3-0 Tx12 EQ Tx Equalization, channel 14 88 3-0 Tx14 EQ Tx Equalization, channel 14 89 7-4 Tx13 PE Tx Rate Select, channel 1 89 3-0 Tx14 EQ Tx Rate Select, channel 1 89 3-0 Tx14 PE Tx Rate Select, channel 2 90 7-4 Tx3 PE Tx Rate Select, channel 4 92 7-4 Tx7 PE Tx Rate Select, channel 4 92 7-4 Tx9 PE Tx Rate Select, channel 6 93 3-0 Tx6 PE Tx Rate Select, channel 1	ntional
84 3-0 Tx6 EQ Tx Equalization, channel 6 85 7-4 Tx9 EQ Tx Equalization, channel 9 85 3-0 Tx8 EQ Tx Equalization, channel 9 86 7-4 Tx11 EQ Tx Equalization, channel 11 86 3-0 Tx10 EQ Tx Equalization, channel 10 87 3-0 Tx12 EQ Tx Equalization, channel 12 88 7-4 Tx15 EQ Tx Equalization, channel 12 88 7-4 Tx12 EQ Tx Equalization, channel 12 88 7-4 Tx17 EQ Tx Equalization, channel 14 89 7-4 Tx1 PE Tx Rate Select, channel 1 89 3-0 Tx14 PE Tx Rate Select, channel 3 90 7-4 Tx3 PE Tx Rate Select, channel 4 91 7-4 Tx3 PE Tx Rate Select, channel 7 92 7-4 Tx7 PE Tx Rate Select, channel 7 92 3-0 Tx6 PE Tx Rate Select, channel 1 93 3-0 Tx8 PE Tx Rate Select, channel 1	otional
85 7-4 Tx9 EQ Tx Equalization, channel 9 85 3-0 Tx8 EQ Tx Equalization, channel 8 86 7-4 Tx11 EQ Tx Equalization, channel 11 86 3-0 Tx10 EQ Tx Equalization, channel 10 87 7-4 Tx11 EQ Tx Equalization, channel 10 87 3-0 Tx12 EQ Tx Equalization, channel 13 87 3-0 Tx14 EQ Tx Equalization, channel 14 88 7-4 Tx13 EQ Tx Equalization, channel 14 89 7-4 Tx14 EQ Tx Rate Select, channel 1 89 7-4 Tx2 PE Tx Rate Select, channel 2 90 3-0 Tx2 PE Tx Rate Select, channel 2 91 7-4 Tx3 PE Tx Rate Select, channel 4 92 7-4 Tx7 PE Tx Rate Select, channel 7 92 3-0 Tx0 PE Tx Rate Select, channel 1 93 3-0 Tx10 PE Tx Rate Select, channel 1 94 7-4 Tx11 PE Tx Rate Select, channel 13 95 3-0 Tx10 PE Tx Rate Select, channel 13<	otional
85 3-0 Tx8 EQ Tx Equalization, channel 8 86 7-4 Tx11 EQ Tx Equalization, channel 10 86 3-0 Tx10 EQ Tx Equalization, channel 10 87 7-4 Tx13 EQ Tx Equalization, channel 13 87 3-0 Tx12 EQ Tx Equalization, channel 13 87 3-0 Tx14 EQ Tx Equalization, channel 13 88 3-0 Tx14 EQ Tx Equalization, channel 14 89 7-4 Tx13 PE Tx Rate Select, channel 1 89 3-0 Tx0 PE Tx Rate Select, channel 1 80 3-0 Tx2 PE Tx Rate Select, channel 2 90 7-4 Tx3 PE Tx Rate Select, channel 4 91 7-4 Tx6 PE Tx Rate Select, channel 7 92 7-4 Tx7 PE Tx Rate Select, channel 8 94 7-4 Tx10 PE Tx Rate Select, channel 10 95 7-4 Tx13 PE Tx Rate Select, channel 13 96 3-0 Tx10 PE Tx Rate Select, channel 10 </td <td>otional</td>	otional
86 7-4 Tx11 EQ Tx Equalization, channel 11 86 3-0 Tx10 EQ Tx Equalization, channel 10 87 3-0 Tx12 EQ Tx Equalization, channel 13 87 3-0 Tx12 EQ Tx Equalization, channel 12 88 7-4 Tx15 EQ Tx Equalization, channel 12 88 3-0 Tx14 EQ Tx Equalization, channel 14 89 7-4 Tx17 PE Tx Rate Select, channel 1 89 3-0 Tx0 PE Tx Rate Select, channel 0 90 7-4 Tx3 PE Tx Rate Select, channel 3 90 3-0 Tx0 PE Tx Rate Select, channel 4 91 7-4 Tx3 PE Tx Rate Select, channel 5 91 3-0 Tx4 PE Tx Rate Select, channel 6 92 7-4 Tx7 PE Tx Rate Select, channel 7 92 3-0 Tx8 PE Tx Rate Select, channel 6 93 7-4 Tx9 PE Tx Rate Select, channel 10 94 7-4 Tx11 PE Tx Rate Select, channel 13	otional
86 3-0 Tx10 EQ Tx Equalization, channel 10 87 7-4 Tx13 EQ Tx Equalization, channel 13 87 3-0 Tx12 EQ Tx Equalization, channel 12 88 7-4 Tx15 EQ Tx Equalization, channel 12 88 3-0 Tx14 EQ Tx Equalization, channel 14 89 7-4 Tx1 PE Tx Rate Select, channel 1 89 3-0 Tx0 PE Tx Rate Select, channel 3 90 3-0 Tx2 PE Tx Rate Select, channel 2 91 7-4 Tx5 PE Tx Rate Select, channel 7 91 3-0 Tx4 PE Tx Rate Select, channel 7 92 3-0 Tx6 PE Tx Rate Select, channel 6 93 3-0 Tx8 PE Tx Rate Select, channel 10 94 7-4 Tx11 PE Tx Rate Select, channel 11 94 3-0 Tx10 PE Tx Rate Select, channel 10 95 3-0 Tx12 PE Tx Rate Select, channel 13 95	
87 7-4 Tx13 EQ Tx Equalization, channel 13 87 3-0 Tx12 EQ Tx Equalization, channel 12 88 7-4 Tx15 EQ Tx Equalization, channel 15 88 3-0 Tx14 EQ Tx Equalization, channel 14 89 7-4 Tx19 PE Tx Rate Select, channel 1 89 3-0 Tx0 PE Tx Rate Select, channel 3 90 7-4 Tx5 PE Tx Rate Select, channel 3 90 3-0 Tx2 PE Tx Rate Select, channel 5 91 7-4 Tx7 PE Tx Rate Select, channel 7 92 7-4 Tx9 PE Tx Rate Select, channel 6 93 3-0 Tx8 PE Tx Rate Select, channel 9 93 3-0 Tx8 PE Tx Rate Select, channel 10 94 7-4 Tx11 PE Tx Rate Select, channel 10 95 3-0 Tx12 PE Tx Rate Select, channel 12 96 7-4 Tx13 PE Tx Rate Select, channel 13 95 3-0 Tx12 PE Tx Rate Select, channel 12 96 7-4 Tx15 PE Tx Rate Select, channel 13 <td></td>	
87 3-0 Tx12 EQ Tx Equalization, channel 12 88 7-4 Tx15 EQ Tx Equalization, channel 15 88 3-0 Tx14 EQ Tx Equalization, channel 14 89 7-4 Tx10 PE Tx Rate Select, channel 1 89 3-0 Tx0 PE Tx Rate Select, channel 0 RW 90 7-4 Tx3 PE Tx Rate Select, channel 2 PI 91 7-4 Tx7 PE Tx Rate Select, channel 5 PI 91 3-0 Tx4 PE Tx Rate Select, channel 7 PI 92 7-4 Tx7 PE Tx Rate Select, channel 7 PI 92 3-0 Tx6 PE Tx Rate Select, channel 7 PI 92 3-0 Tx6 PE Tx Rate Select, channel 7 PI 93 3-0 Tx10 PE Tx Rate Select, channel 8 PI 94 7-4 Tx11 PE Tx Rate Select, channel 10 PI 95 3-0 Tx12 PE Tx Rate Select, channel 11 PI 94 7-4 Tx13 PE Tx Rate Select, channel 12 PI 96 <	
88 7-4 Tx15 EQ Tx Equalization, channel 15 88 3-0 Tx14 EQ Tx Equalization, channel 14 89 7-4 Tx1 PE Tx Rate Select, channel 1 89 3-0 Tx0 PE Tx Rate Select, channel 1 89 3-0 Tx0 PE Tx Rate Select, channel 1 89 3-0 Tx2 PE Tx Rate Select, channel 3 90 7-4 Tx5 PE Tx Rate Select, channel 5 91 7-4 Tx5 PE Tx Rate Select, channel 4 92 7-4 Tx7 PE Tx Rate Select, channel 7 91 3-0 Tx6 PE Tx Rate Select, channel 6 93 7-4 Tx9 PE Tx Rate Select, channel 7 94 7-4 Tx11 PE Tx Rate Select, channel 1 94 7-4 Tx12 PE Tx Rate Select, channel 1 94 3-0 Tx10 PE Tx Rate Select, channel 13 95 3-0 Tx12 PE Tx Rate Select, channel 12 96 7-4 Tx15 PE Tx Rate Select, channel 14 <td></td>	
88 3-0 Tx14 EQ Tx Equalization, channel 14 89 7-4 Tx1 PE Tx Rate Select, channel 1 89 3-0 Tx0 PE Tx Rate Select, channel 0 RW 90 7-4 Tx3 PE Tx Rate Select, channel 3 RW Op 90 7-4 Tx3 PE Tx Rate Select, channel 3 RW Op 90 7-4 Tx3 PE Tx Rate Select, channel 2 PI FW Op 91 7-4 Tx7 PE Tx Rate Select, channel 5 FW Op 92 7-4 Tx7 PE Tx Rate Select, channel 7 FW FW FW 92 3-0 Tx6 PE Tx Rate Select, channel 6 FW FW FW 93 3-0 Tx8 PE Tx Rate Select, channel 10 FW FW FW 94 7-4 Tx11 PE Tx Rate Select, channel 11 FW FW <td< td=""><td>otional</td></td<>	otional
89 7-4 Tx1 PE Tx Rate Select, channel 1 89 3-0 Tx0 PE Tx Rate Select, channel 0 RW Op 90 7-4 Tx3 PE Tx Rate Select, channel 3 RW Op 90 3-0 Tx2 PE Tx Rate Select, channel 3 RW Op 91 7-4 Tx5 PE Tx Rate Select, channel 4 PE PE Tx Rate Select, channel 5 PE	otional
89 3-0 Tx0 PE Tx Rate Select, channel 0 RW Op 90 7-4 Tx3 PE Tx Rate Select, channel 3 RW Op 91 7-4 Tx5 PE Tx Rate Select, channel 2 PI 7-4 Tx5 PE Tx Rate Select, channel 2 PI PI Tx4 PE Tx Rate Select, channel 2 PI PI PI Tx4 PE Tx Rate Select, channel 4 PI PI PI PI Tx4 PE Tx Rate Select, channel 4 PI PI PI PI PI RV PI	otional
90 7-4 Tx3 PE Tx Rate Select, channel 3 90 3-0 Tx2 PE Tx Rate Select, channel 2 91 7-4 Tx5 PE Tx Rate Select, channel 5 91 3-0 Tx4 PE Tx Rate Select, channel 4 92 7-4 Tx7 PE Tx Rate Select, channel 7 92 3-0 Tx6 PE Tx Rate Select, channel 6 93 7-4 Tx9 PE Tx Rate Select, channel 9 93 3-0 Tx8 PE Tx Rate Select, channel 10 94 7-4 Tx11 PE Tx Rate Select, channel 11 94 3-0 Tx10 PE Tx Rate Select, channel 10 95 3-0 Tx12 PE Tx Rate Select, channel 13 95 3-0 Tx12 PE Tx Rate Select, channel 12 96 7-4 Tx13 PE Tx Rate Select, channel 14 97 7 Reserved 97 6 Tx LOS SIF disable RW 97 6 Tx CDR LOL Disable Tx CDR LOL SIF disable 4	
90 $3-0$ Tx2PETx Rate Select, channel 291 $7-4$ Tx5PETx Rate Select, channel 591 $3-0$ Tx4PETx Rate Select, channel 492 $7-4$ Tx7PETx Rate Select, channel 792 $3-0$ Tx6PETx Rate Select, channel 693 $7-4$ Tx9PETx Rate Select, channel 993 $3-0$ Tx8PETx Rate Select, channel 1094 $7-4$ Tx11PETx Rate Select, channel 1194 $3-0$ Tx10PETx Rate Select, channel 1095 $3-0$ Tx12PETx Rate Select, channel 1296 $7-4$ Tx15PETx Rate Select, channel 14977Reserved798 6 Tx CDR LOL DisableTx CDR LOL SIF disable99 7 Reserved790 7 Tx Fault DisableTx Fault SIF disable97 6 Tx CDR LOL DisableTx Fault SIF disable98 3 Reserved 7 99 3 Reserved90 7 7 7 7 9 7 9 7 9 7 9 7 9 7 9 7 9 7 9 7 9 7 9 7 9 7 9 7 9 7 9 7 <td></td>	
917-4Tx5 PETx Rate Select, channel 5913-0Tx4 PETx Rate Select, channel 4927-4Tx7 PETx Rate Select, channel 7923-0Tx6 PETx Rate Select, channel 6937-4Tx9 PETx Rate Select, channel 9933-0Tx8 PETx Rate Select, channel 10947-4Tx11 PETx Rate Select, channel 11943-0Tx10 PETx Rate Select, channel 12957-4Tx13 PETx Rate Select, channel 13953-0Tx12 PETx Rate Select, channel 15963-0Tx14 PETx Rate Select, channel 14977Reserved976Tx LOS DisableTx CDR LOL SIF disable976Tx Fault DisableTx Fault SIF disable983Reserved7993Tx Power A/WTx Power Alarm/Warning SIF disable	
913-0Tx4 PETx RateSelect, channel 4927-4Tx7 PETx RateSelect, channel 7923-0Tx6 PETx RateSelect, channel 6937-4Tx9 PETx RateSelect, channel 9933-0Tx8 PETx RateSelect, channel 10947-4Tx11 PETx RateSelect, channel 11943-0Tx10 PETx RateSelect, channel 10957-4Tx13 PETx RateSelect, channel 13953-0Tx12 PETx RateSelect, channel 15967-4Tx15 PETx RateSelect, channel 14977Reserved7976Tx LOS DisableTx CDR LOL SIF disable976Tx Fault DisableTx Fault SIF disable3Reserved2Tx Power A/W92Tx Power Alarm/Warning SIF disable	
92 7-4 Tx7 PE Tx Rate Select, channel 7 92 3-0 Tx6 PE Tx Rate Select, channel 6 93 7-4 Tx9 PE Tx Rate Select, channel 9 93 3-0 Tx8 PE Tx Rate Select, channel 10 94 7-4 Tx11 PE Tx Rate Select, channel 11 94 3-0 Tx10 PE Tx Rate Select, channel 10 95 3-0 Tx12 PE Tx Rate Select, channel 13 95 3-0 Tx12 PE Tx Rate Select, channel 12 96 7-4 Tx15 PE Tx Rate Select, channel 14 97 6 Tx LOS Disable Tx CDR LOL SIF disable 97 6 Tx CDR LOL Disable Tx CDR LOL SIF disable 97 7 Reserved RW 97 6 Tx CDR LOL Disable Tx Fault SIF disable 97 7 Reserved RW Op 97 7 Reserved Tx Fault SIF disable RW 97 6 Tx LOS Disable Tx Fault SIF disable RW 97 7 Reserved Tx Power Alarm/Warning	
92 3-0 Tx6 PE Tx Rate Select, channel 6 93 7-4 Tx9 PE Tx Rate Select, channel 9 93 3-0 Tx8 PE Tx Rate Select, channel 8 94 7-4 Tx11 PE Tx Rate Select, channel 11 94 3-0 Tx10 PE Tx Rate Select, channel 10 95 7-4 Tx13 PE Tx Rate Select, channel 13 95 3-0 Tx12 PE Tx Rate Select, channel 12 96 7-4 Tx15 PE Tx Rate Select, channel 14 97 7 Reserved 7 97 6 Tx LOS Disable Tx CDR LOL SIF disable 97 6 Tx CDR LOL Disable Tx Fault SIF disable 97 6 Tx Power A/W Tx Power Alarm/Warning SIF disable 98 Reserved 7 Tx Power A/W 99 7 7 Reserved	
937-4Tx9 PETx Rate Select, channel 9933-0Tx8 PETx Rate Select, channel 8947-4Tx11 PETx Rate Select, channel 11943-0Tx10 PETx Rate Select, channel 10957-4Tx13 PETx Rate Select, channel 13963-0Tx12 PETx Rate Select, channel 15963-0Tx14 PETx Rate Select, channel 14977Reserved976Tx LOS DisableTx CDR LOL SIF disable976Tx Fault DisableTx Fault SIF disable983ReservedTx Power A/W992Tx Power A/WTx Power Alarm/Warning SIF disable	
933-0Tx8 PETx Rate Select, channel 8947-4Tx11 PETx Rate Select, channel 11943-0Tx10 PETx Rate Select, channel 10957-4Tx13 PETx Rate Select, channel 13953-0Tx12 PETx Rate Select, channel 12967-4Tx15 PETx Rate Select, channel 15963-0Tx14 PETx Rate Select, channel 14977Reserved976Tx LOS DisableTx LOS SIF disable976Tx CDR LOL DisableTx CDR LOL SIF disable4Tx Fault DisableTx Fault SIF disable3Reserved22Tx Power A/W DisableTx Power Alarm/Warning SIF disable	
947-4Tx11 PETx Rate Select, channel 11943-0Tx10 PETx Rate Select, channel 10957-4Tx13 PETx Rate Select, channel 13953-0Tx12 PETx Rate Select, channel 12967-4Tx15 PETx Rate Select, channel 15963-0Tx14 PETx Rate Select, channel 14977Reserved976Tx LOS DisableTx LOS SIF disable976Tx CDR LOL DisableTx CDR LOL SIF disable3Reserved2Tx Power A/W DisableTx Power Alarm/Warning SIF disable	
943-0Tx10 PETx Rate Select, channel 10957-4Tx13 PETx Rate Select, channel 13953-0Tx12 PETx Rate Select, channel 12967-4Tx15 PETx Rate Select, channel 15963-0Tx14 PETx Rate Select, channel 14977Reserved976Tx LOS DisableTx LOS SIF disable976Tx CDR LOL DisableTx CDR LOL SIF disable983Reserved993Reserved905Tx CDR LOL Disable917Reserved927Tx Fault Disable937Tx Fault Disable947Tx Power A/W957Tx Power A/W967Tx Power A/W977Tx Power A/W977978977977987987997997907907917927937947957957967977987987997997997997997907907917927937<	
957-4Tx13 PETx Rate Select, channel 13953-0Tx12 PETx Rate Select, channel 12967-4Tx15 PETx Rate Select, channel 15963-0Tx14 PETx Rate Select, channel 14977Reserved976Tx LOS DisableTx LOS SIF disable976Tx CDR LOL DisableTx CDR LOL SIF disable4Tx Fault DisableTx Fault SIF disable3Reserved22Tx Power A/W DisableTx Power Alarm/Warning SIF disable	
953-0Tx12 PETx Rate Select, channel 12967-4Tx15 PETx Rate Select, channel 15963-0Tx14 PETx Rate Select, channel 14977Reserved976Tx LOS DisableTx LOS SIF disable5Tx CDR LOL DisableTx CDR LOL SIF disable4Tx Fault DisableTx Fault SIF disable3Reserved2Tx Power A/WTx Power Alarm/Warning SIF disableDisable1	
967-4Tx15 PETx Rate Select, channel 15963-0Tx14 PETx Rate Select, channel 14977Reserved976Tx LOS DisableTx LOS SIF disable976Tx CDR LOL DisableTx CDR LOL SIF disable5Tx CDR LOL DisableTx Fault SIF disable4Tx Fault DisableTx Fault SIF disable3Reserved22Tx Power A/W DisableTx Power Alarm/Warning SIF disable	
96 3-0 Tx14 PE Tx Rate Select, channel 14 97 7 Reserved Reserved 97 6 Tx LOS Disable Tx LOS SIF disable 97 6 Tx CDR LOL Disable Tx CDR LOL SIF disable 5 Tx CDR LOL Disable Tx Fault SIF disable RW 4 Tx Fault Disable Tx Fault SIF disable Tx Fault SIF disable 3 Reserved Tx Power A/W Tx Power Alarm/Warning SIF disable Disable 1 1 1	
97 7 Reserved Reserved 97 6 Tx LOS Disable Tx LOS SIF disable RW Op 5 Tx CDR LOL Disable Tx CDR LOL SIF disable RW Op 4 Tx Fault Disable Tx Fault SIF disable Reserved Image: Comparison of the stable Im	
97 6 Tx LOS Disable Tx LOS SIF disable RW Op 5 Tx CDR LOL Disable Tx CDR LOL SIF disable RW Op 4 Tx Fault Disable Tx Fault SIF disable Reserved Image: Comparison of the stable Image: Com	
5 Tx CDR LOL Disable Tx CDR LOL SIF disable 4 Tx Fault Disable Tx Fault SIF disable 3 Reserved 2 Tx Power A/W Disable	otional
4 Tx Fault Disable Tx Fault SIF disable 3 Reserved	00101101
3 Reserved 2 Tx Power A/W Tx Power Alarm/Warning SIF disable Disable Image: Comparison of the second	
2 Tx Power A/W Tx Power Alarm/Warning SIF disable Disable	
Disable	
Disable	
0 Tx Vcc A/W Disable Tx Vcc Alarm/Warning SIF disable	
7 Tx15 Channel Fault Disable all FAWS reports from Tx channel 15	
98 Squelch	
	otional
Squelch	
5 Tx13 Channel Fault Disable all FAWS reports from Tx channel 13	
Squelch	
4 Tx12 Channel Fault Disable all FAWS reports from Tx channel 12	
Squelch	
3 Tx11 Channel Fault Disable all FAWS reports from Tx channel 11	
Squelch	
2 Tx10 Channel Fault Disable all FAWS reports from Tx channel 10	
Squelch	
1 Tx9 Channel Fault Disable all FAWS reports from Tx channel 9	
Squelch	

					1
	0	Tx8 Channel Fault Squelch	Disable all FAWS reports from Tx channel 8		
99	7	Tx7 Channel Fault	Disable all FAWS reports from Tx channel 7		
		Squelch			
99	6	Tx6 Channel Fault Squelch	Disable all FAWS reports from Tx channel 6		
	5	Tx5 Channel Fault	Disable all FAWS reports from Tx channel 5		
-	4	Squelch	Dischland I DNO seconda form The shares I 4	-	
	4	Tx4 Channel Fault Squelch	Disable all FAWS reports from Tx channel 4		
	3	Tx3 Channel Fault	Disable all FAWS reports from Tx channel 3		
-	2	Squelch Tx2 Channel Fault	Disable all FAWS reports from Tx channel 2	-	
	2	Squelch			
	1	Tx1 Channel Fault Squelch	Disable all FAWS reports from Tx channel 1		
-	0	Tx0 Channel Fault	Disable all FAWS reports from Tx channel 0		
100		Squelch		-	
	7-3	Reserved			Orat 1
100	2	Tx Power Override		RW	Optional
-	1 0	Tx Power Down Soft Reset		-	
101	All	Reserved		-	
101	7	M-Tx15 LOS	Mask Tx LOS indicator, channel 15	RW	Optional
IUZ	6	M-Tx14 LOS	Mask Tx LOS indicator, channel 14	L.M.	optional
-	5	M-Tx13 LOS	Mask Tx LOS indicator, channel 13	-	
-	4	M-Tx12 LOS	Mask Tx LOS indicator, channel 12	-	
-	3	M-Tx11 LOS	Mask Tx LOS indicator, channel 11	-	
-	2	M-Tx10 LOS	Mask Tx LOS indicator, channel 10	-	
	1	M-Tx9 LOS	Mask Tx LOS indicator, channel 9	-	
	0	M-Tx8 LOS	Mask Tx LOS indicator, channel 8		
103	7	M-Tx7 LOS	Mask Tx LOS indicator, channel 7		
	6	M-Tx6 LOS	Mask Tx LOS indicator, channel 6	1	
-	5	M-Tx5 LOS	Mask Tx LOS indicator, channel 5	-	
-	4	M-Tx4 LOS	Mask Tx LOS indicator, channel 4	-	
	3	M-Tx3 LOS	Mask Tx LOS indicator, channel 3		
	2	M-Tx2 LOS	Mask Tx LOS indicator, channel 2		
	1	M-Tx1 LOS	Mask Tx LOS indicator, channel 1]	
	0	M-Tx0 LOS	Mask Tx LOS indicator, channel 0		
104	7	M-Tx15 CDR LOL	Mask Tx CDR LOL indicator, channel 15	RW	Optional
	6	M-Tx14 CDR LOL	Mask Tx CDR LOL indicator, channel 14	-	
	5	M-Tx13 CDR LOL	Mask Tx CDR LOL indicator, channel 13	1	
	4	M-Tx12 CDR LOL	Mask Tx CDR LOL indicator, channel 12		
	3	M-Tx11 CDR LOL	Mask Tx CDR LOL indicator, channel 11		
	2	M-Tx10 CDR LOL	Mask Tx CDR LOL indicator, channel 10		
	1 0	M-Tx9 CDR LOL	Mask Tx CDR LOL indicator, channel 9 Mask Tx CDR LOL indicator, channel 8	-	
105	7	M-Tx8 CDR LOL M-Tx7 CDR LOL	Mask Tx CDR LOL Indicator, channel 8 Mask Tx CDR LOL indicator, channel 7		
TOD	6	M-Tx6 CDR LOL	Mask Tx CDR LOL indicator, channel 6	-	
	5	M-Tx5 CDR LOL	Mask Tx CDR LOL indicator, channel 5	-	
	4	M-Tx4 CDR LOL	Mask Tx CDR LOL indicator, channel 4	-	
	3	M-Tx3 CDR LOL	Mask Tx CDR LOL indicator, channel 3	1	
	2	M-Tx2 CDR LOL	Mask Tx CDR LOL indicator, channel 2		
	1	M-Tx1 CDR LOL	Mask Tx CDR LOL indicator, channel 1		
	0	M-Tx0 CDR LOL	Mask Tx CDR LOL indicator, channel 0	1	
106	7	M-Tx15 Fault	Mask Tx Fault indicator, channel 15	RW	Optional

				-	1
-	6	M-Tx14 Fault	Mask Tx Fault indicator, channel 14	-	
-	5	M-Tx13 Fault	Mask Tx Fault indicator, channel 13	-	
-	4	M-Tx12 Fault	Mask Tx Fault indicator, channel 12	-	
-	3	M-Tx11 Fault	Mask Tx Fault indicator, channel 11	_	
-	2	M-Tx10 Fault	Mask Tx Fault indicator, channel 10	-	
-	1	M-Tx9 Fault	Mask Tx Fault indicator, channel 9	_	
	0	M-Tx8 Fault	Mask Tx Fault indicator, channel 8		
107	7	M-Tx7 Fault	Mask Tx Fault indicator, channel 7	-	
	6	M-Tx6 Fault	Mask Tx Fault indicator, channel 6		
	5	M-Tx5 Fault	Mask Tx Fault indicator, channel 5		
	4	M-Tx4 Fault	Mask Tx Fault indicator, channel 4		
	3	M-Tx3 Fault	Mask Tx Fault indicator, channel 3		
	2	M-Tx2 Fault	Mask Tx Fault indicator, channel 2		
	1	M-Tx1 Fault	Mask Tx Fault indicator, channel 1		
	0	M-Tx0 Fault	Mask Tx Fault indicator, channel 0		
108	All	Reserved		RW	Optional
109	All	Reserved		RW	Optional
110	7	M-Tx15 LPW	Mask Tx Low Power Warning, channel 15	RW	Optional
	6	M-Tx14 LPW	Mask Tx Low Power Warning, channel 14	1	_
j F	5	M-Tx13 LPW	Mask Tx Low Power Warning, channel 13	1	
	4	M-Tx12 LPW	Mask Tx Low Power Warning, channel 12		
	3	M-Tx11 LPW	Mask Tx Low Power Warning, channel 11	-	
	2	M-Tx10 LPW	Mask Tx Low Power Warning, channel 10	-	
-	1	M-Tx9 LPW	Mask Tx Low Power Warning, channel 9		
-	0	M-Tx8 LPW	Mask Tx Low Power Warning, channel 8	-	
111	7	M-Tx7 LPW	Mask Tx Low Power Warning, channel 7	-	
	6	M-Tx6 LPW	Mask Tx Low Power Warning, channel 6		
	5	M-Tx5 LPW	Mask Tx Low Power Warning, channel 4	-	
	4	M-Tx4 LPW	Mask Tx Low Power Warning, channel 4	-	
	3	M-Tx3 LPW	Mask Tx Low Power Warning, channel 3	-	
-	2	M-Tx2 LPW	Mask Tx Low Power Warning, channel 2	-	
-	1	M-Tx1 LPW	Mask Tx Low Power Warning, channel 1		
-	0	M-TX0 LPW	Mask Tx Low Power Warning, channel 0	-	
112	7	M-Tx15 LPA	Mask Tx Low Power Alarm, channel 15	RW	Optional
112	6	M-Tx14 LPA	Mask Tx Low Power Alarm, channel 15 Mask Tx Low Power Alarm, channel 14	1///	operonar
-	5	M-Tx13 LPA	Mask Tx Low Power Alarm, channel 14 Mask Tx Low Power Alarm, channel 13	-	
	4	M-Tx12 LPA	Mask Tx Low Power Alarm, channel 13 Mask Tx Low Power Alarm, channel 12	-	
	-			-	
	3	M-Tx11 LPA	Mask Tx Low Power Alarm, channel 11	1	
		M-Tx10 LPA	Mask Tx Low Power Alarm, channel 10	-	
	1	M-Tx9 LPA	Mask Tx Low Power Alarm, channel 9	-	
110	0	M-Tx8 LPA	Mask Tx Low Power Alarm, channel 8	-	
113	7	M-Tx7 LPA	Mask Tx Low Power Alarm, channel 7	-	
	6	M-Tx6 LPA	Mask Tx Low Power Alarm, channel 6	-	
	5	M-Tx5 LPA	Mask Tx Low Power Alarm, channel 5]	
	4	M-Tx4 LPA	Mask Tx Low Power Alarm, channel 4	4	
	3	M-Tx3 LPA	Mask Tx Low Power Alarm, channel 3		
	2	M-Tx2 LPA	Mask Tx Low Power Alarm, channel 2	4	
	1	M-Tx1 LPA	Mask Tx Low Power Alarm, channel 1	4	
	0	M-Tx0 LPA	Mask Tx Low Power Alarm, channel 0		
114	7	M-Tx15 HPA	Mask Tx High Power Alarm, channel 15	RW	Optional
	6	M-Tx14 HPA	Mask Tx High Power Alarm, channel 14	-	
	5	M-Tx13 HPA	Mask Tx High Power Alarm, channel 13		
	4	M-Tx12 HPA	Mask Tx High Power Alarm, channel 12	4	
	3	M-Tx11 HPA	Mask Tx High Power Alarm, channel 11		
	2	M-Tx10 HPA	Mask Tx High Power Alarm, channel 10		
	1	M-Tx9 HPA	Mask Tx High Power Alarm, channel 9		
	0	M-Tx8 HPA	Mask Tx High Power Alarm, channel 8	1	1

115	7				
	6	M-Tx7 HPA M-Tx6 HPA	Mask Tx High Power Alarm, channel 7 Mask Tx High Power Alarm, channel 6	-	
-	5	M-Tx5 HPA	Mask Tx High Power Alarm, channel 5	-	
-	4	M-Tx4 HPA	Mask Tx High Power Alarm, channel 4	-	
-	3	M-Tx3 HPA	Mask Tx High Power Alarm, channel 3		
-	2	M-Tx2 HPA	Mask Tx High Power Alarm, channel 2		
-	1	M-Tx1 HPA	Mask Tx High Power Alarm, channel 1	-	
L	0	M-TXO HPA			
110			Mask Tx High Power Alarm, channel 0	DH	
116	7	M-Temp High Alarm	Mask High 1 st Temperature Alarm	RW	Optional
-	6	M-Temp Low Alarm	Mask Low 1 st Temperature Alarm	-	
	5	M-Temp High	Mask High 1 st Temperature Warning		
-		Warning		-	
-	4		Mask Low 1 st Temperature Warning	=	
	3	M-Temp 2 High	Mask High 2 nd Temperature Alarm		
-		Alarm		-	
-	2		Mask Low 2 nd Temperature 2 Alarm	-	
	1	M-Temp 2 High	Mask High 2 nd Temperature Warning		
-		Warning		-	
	0	M-Temp 2 Low	Mask Low 2 nd Temperature Warning		
		Warning			
117	7	M-Vcc 3.3V High	Mask 3.3V Supply High Alarm	RW	Optional
-		Alarm		-	
	6	M-Vcc 3.3V Low	Mask 3.3V Supply Low Alarm		
_		Alarm			
	5	M-Vcc 3.3V High	Mask 3.3V Supply High Warning		
		Warning		_	
	4	M-Vcc 3.3V Low	Mask 3.3V Supply Low Warning		
_		Warning			
	3-0	Reserved			
118	7	P-Non-Volatile	Persistence treated as non-volatile	RW	Optional
	6	P-Tx LOS Alarm	Persistent Tx LOS Alarm		
	5	P-Tx CDR LOL Alarm	Persistent Tx CDR LOL Alarm		
	4	P-Tx Fault Alarm	Persistent Tx Fault Alarm		
	3	Reserved			
	2	P-Tx Power Alarm	Persistent Tx Power Alarm		
	1	P-Tx Temperature	Persistent Tx Temperature Alarm		
		Alarm			
	0	P-Tx Vcc Alarm	Persistent Tx Vcc Alarm		
119	All	PWCE MSB	Password Change Entry Area	WO	Optional
120	All	PWCE			
121	All	PWCE			
122	All	PWCE LSB		1	
123	All	PWE MSB	Password Entry Area	WO	Required
124	All	PWE			-
120	All	PWE			
126	All	PWE LSB			
127	All	PSB	Page Select byte	RW	Required
		Adaptive equalizat			1
	1 =	Manual equalizatio	n mode (see Bytes 81-88 for manual equalizat: manual equalization mode	ion se	ettings)

Upper Page 00 consists of the Serial ID and is used for read only identification

information. The Serial ID is divided into the Base ID Fields, Extended ID Fields and

9.8 Upper Page 00

Vendor Specific ID Fields.

4 5 6

1 2

Byte	Size	Name	Description	Туре	Option
128	1	Identifier	Identifier Type of Module	RO	Required
			CDFP style 3 = 16h		_
129	1	Extended	Extended Identifier	RO	Required
		Identifier			-
130	1	Connector	Code for connector type	RO	Required
131-138	8	Specification	Code for electronic or optical	RO	Required
		Compliance	compatibility		1
139	1	Encoding	Code for serial encoding algorithm	RO	Required
140	1	BR, nominal	Nominal bit rate, units of 100	RO	Required
			Mbit/s		1
141	1	Extended Rate	Tags for Extended Rate Select	RO	Required
		Select	Compliance	_	- 1
142-146	5	Link Length	Link length /Transmission media	RO	Required
147	1	Device Tech	Device technology	RO	Required
148-163	16	Vendor name	Vendor name (ASCII)	RO	Required
164	1	Extended Module	Extended module codes for Infiniband	RO	Required
165-167	3	Vendor OUI	Vendor IEEE company ID	RO	Required
168-183	16	Vendor PN	Part number provided by vendor	RO	Required
100 105	10		(ASCII)	100	Requiree
184-185	2	Vendor Rev	Revision level for part number	RO	Required
104 105	2		provided by vendor (ASCII)	100	Required
186-187	2	Wavelength or Cu	Nominal laser wavelength (1/20 nm)	RO	Required
100 107	2	Att	or copper cable attenuation in dB at	100	nequirea
		1100	2.5 GHz (#186) and 5 GHz (#187)		
188-189	2	Wavelength	Guaranteed range of laser wavelength	RO	Required
100 100	2	Tolerance	from nominal wavelength (1/200 nm)	100	Required
190	1	Max Case Temp	Maximum case temperature in °C	RO	Required
191	1	CC BASE	Check code for Base ID fields (#128-	RO	Required
191	L _	CC_BASE	190)	RU	Required
192-195	4	Options	Indicates which optional	RO	Required
192-195	4	operons	capabilities are implemented in the	RU	Required
			module		
196-211	16	Vendor S/N	Vendor product serial number (ASCII)	RO	Required
212-219	8	Date Code	Vendor manufacturing date code	RO	Required
212-219	0	Date code	(ASCII)	RU	Required
220	1	Diagnostic	Indicates which type of diagnostic	DO	Dominod
220	1	2	monitoring are implemented in the	RO	Required
		Monitoring	module		
221 222	2	Enhanzed Ontions		DO	Deeuriteee
221-222	2	Enhanced Options		RO	Required
			features are implemented in the		
000			module	D 2	D '
223	1	CC_EXT	Check code for Extended ID (#192-	RO	Required
	20		222)	DO	
224-255	32	Vendor Specific	Vendor-specific ID information	RO	Optional

3

4 9.8.1 Identifier and Extended Identifier

5 See Section 8.4.2

6 9.8.2 Connector Type

7 See Section 8.4.3

8 9.8.3 Specification Compliance

9 See Section 8.4.4

1	9.8.4 Encoding
2	See Section 8.4.5
3	9.8.5 BR, nominal
4	See Section 8.4.6
5	9.8.6 Extended Rate Select and Global Options
6	See Section 8.4.7
7	9.8.7 Link Length
8	See Section 8.4.8
9	9.8.8 Device technology
10	See Section 8.4.9
11	9.8.9 Vendor Name
12	
13	
14	See Section 8.4.11
15	9.8.11 Vendor OUI
16	See Section 8.4.12
17	9.8.12 Vendor Part Number
18	See Section 8.4.13
19	9.8.13 Vendor Revision Number
20	See Section 8.4.14
21	
22	See Section 8.4.15
23	
24	
25	9.8.16 Maximum Case Temperature
26 27	See Section 8.4.17 9.8.17 CC BASE
	-
28	See Section 8.4.18
29	9.8.18 Options

- 30 See Section 8.4.19 31
- 32 Table 46: Options

Byte	Bit	Name	Description	Туре	Option
192	All	Extended Ethernet	00h Unspecified	RO	Required
		Compliance Codes	01h 100G AOC (Active Optical		
			Cable)		
			02h 100GBASE-SR4		
			03h 100GBASE-LR4		
			04h 100GBASE-ER4		
			05h 100GBASE-SR10		
			06h 100G CWDM4 Coarse WDM SMF		

r	[1
			07h 100G PSM4 Parallel SSMF		
			08h 40GBASE-ER4		
			09h-FFh Reserved		
193	7	Tx Adaptive Equalization	Coded 1 if Tx Adaptive	RO	Required
		implemented	Equalization provided	-	
	6	Tx Adaptive Equalization	Coded 1 if Tx Adaptive		
		Freeze implemented	Equalization Freeze provided	-	
	5	Rx polarity flip	Coded 1 if Rx polarity flip		
		implemented	control provided	-	
	4	Tx polarity flip	Coded 1 if Tx polarity flip		
		implemented	control provided		
	3	Tx input Equalization	Coded 1 if Tx equalization		
		implemented	control provided		
	2	Rx LOS implemented	Coded 1 if Rx LOS alarm flags		
			provided		
	1	Rx pre-emphasis	Coded 1 if Rx pre-emphasis		
		implemented	control provided		
	0	Rx output amplitude	Coded 1 if Rx output amplitude		
		implemented	control provided		
194	7	Tx CDR Bypass implemented	Coded 1 if Tx CDR Bypass	RO	Required
			control provided		-
	6	Rx CDR Bypass implemented			
			control provided		
	5	Tx CDR LOL implemented	Coded 1 if Tx CDR LOL alarm		
		-	flag provided		
	4	Rx CDR LOL implemented	Coded 1 if Rx CDR LOL alarm		
		-	flag provided		
	3	Rx Squelch Disable	Coded 1 if Rx Squelch Disable		
		implemented	control provided		
	2	Rx Output Disable	Coded 1 if Rx Output Disable	-	
		implemented	control provided		
	1	Tx Squelch Disable	Coded 1 if Tx Squelch Disable		
		implemented	control provided		
	0	Tx Squelch present	Coded 1 if Tx Squelch provided	-	
195	7	Memory Page 02 present	Coded 1 if memory page 02	RO	Required
-			provided	-	1
	6	Memory Page 01 present	Coded 1 if memory page 01	1	
	-		provided		
	5	Tx Rate Select	Coded 1 if Tx Rate Select	1	
	-	implemented	control provided		
	4	Tx Disable implemented	Coded 1 if Tx Disable control	1	
	_		provided		
	3	Tx Fault Flag implemented	Coded 1 if Tx Fault supported	1	
	2	Tx Squelch Pave	Coded 1 if Tx Squelch		
			implemented to reduce Pave;		
			coded 0 if Tx Squelch		
			implemented to reduce OMA		
	1	Tx LOS Flag implemented	Coded 1 if Tx LOS alarm flag	-	
		In hos ring impremented	provided		
	0	Rx Squelch implemented	Coded 1 if Rx Squelch provided	-	
	U	TVY PARETCH TIMPTEMEILLER	Conca I II IV PARETCH PLOATGED		<u> </u>

3 9.8.19 Vendor Serial Number

4 See Section 8.4.20

5 9.8.20 Date Code

6 See Section 8.4.21

1 9.8.21 Diagnostic Monitoring Type

2 See Section 8.4.22

3 9.8.22 Enhanced Options

4 See Section 8.4.23

5 9.8.23 CC_EXT

6 See Section 8.4.24

7 9.8.24 Vendor Specific

8 See Section 8.4.25

9 9.9 Upper Page 01

10 The format of upper page 01 is identical to that specified for QSFP. For CDFP 11 products upper page 01 is not used.

12 9.10 Upper Page 02

13 Upper Page 02 is optionally provided as user writable EEPROM. The host system may 14 read or write this memory for any purpose.

15 9.11 Upper Page 03

16 The upper memory page 03 contains module thresholds, channel thresholds and optional 17 channel controls.

18 9.11.1 Module Card Thresholds

Each quantitative module card monitor has a corresponding high alarm and low alarm threshold. Some monitors may also have high warning and low warning thresholds. For each monitor that is implemented, high and low alarm thresholds are required. These factory-preset values allow the user to determine when a particular value is outside of normal limits as determined by the device manufacturer. The values are stored in the same format as the corresponding monitor value reported in the lower page. The threshold values are stored in read-only memory in upper memory page 03.

26 9.11.2 Channel Thresholds

Each quantitative channel monitor has also a corresponding high alarm and low alarm
 threshold. Some monitors may also have high warning and low warning thresholds. These
 threshold values are stored in read-only memory in upper memory page 03.

30 9.11.3 Extended Channel Controls

The extended channel control fields allow the host computer system to change the gross behavior of the device. The changeable parameters include data rate and application support by the channel.

Rate Select is an optional control used to limit the receiver bandwidth for compatibility with multiple data rates and allows the transmitter to be fine-tuned for specific data rates. The module may:

- a) Provide no support for rate selection
- 38 b) Rate selection using extended rate select
- 39 c) Rater selection with application select tables

The Extended Rae Select Controls have a four bit code block (bits 7-4 or 3-0) assigned to each channel. Codes 1xxxb are reserved. Code 0000b calls for no rate selection. Code 0111b calls for the highest data rate supported. Code 0001b calls for the lowest data rate supported. Intermediate code values call for intermediate data rates if any. The exact Rate Select parameters are presented in the device datasheet. When the Extended Rate Select bits for a particular channel are all zeroes, the Application Select method defined in Page 01 may be used. The host reads the entire

2 3 4

1

4 5

6

7

8

Application Select Table (AST) on page 01 to determine the capabilities of the Module card. The host controls each channel separately by writing a Control Mode and Table Select (TS) byte to the Application Select bytes. The two-bit Control Mode value occupies the most-significant bits of the control byte and defines the application control mode. The six-bit Table Select value occupies the least-significant bits of the control byte and selects the module card behavior from the Application Select table among the 63 possibilities described there (values 000000b to 111110b). Note that the value 111111b is invalid.

9 9.11.4 Extended ID

10 The Extended ID fields provide vendor-specific information about the construction of 11 the module. This information is necessary for determining the suitability of the 12 embedded firmware upgrades in the field.

13 9.12 Upper Page 03 Summary

14 Upper page 03 is subdivided into several areas as illustrated in the following table:

15 16

Table 47: Upper Memory Page 03 Summary

Byte	Name Rx, Lower Card	Туре	Option
128-175	Module Thresholds	RO	Optional
176-215	Channel Thresholds	RO	Optional
216-243	Extended Channel Controls	RW	Optional
244-251	Extended Channel Monitors	RO	Optional
252-255	Extended ID	RO	Required

17 9.13 Upper Page 03 Overview

18

19 Table 48: Upper Memory Page 03 Overview

Byte	Name Rx, Lower Card	Name Tx, Upper Card	Туре	Option
128-131	Temp 1 H/L A/W	Temp 1 H/L A/W Threshold	RO	Optional
	Threshold			
132-135	Temp 2 H/L A/W	Temp 2 H/L A/W Threshold	RO	Optional
	Threshold			
136-143	Reserved	Reserved	RO	
144-147	Vcc 3.3V H/L A/W Threshold	Vcc 3.3V H/L A/W Threshold	RO	Optional
148-175	Reserved	Reserved	RO	
176	Rx Power HA Threshold	Tx Power HA Threshold	RO	Optional
177	Rx Power LA Threshold	Tx Power LA Threshold	RO	Optional
178	Reserved	Tx Bias HA Threshold	RO	Optional
179	Rx Power LW Threshold	Tx Bias LA Threshold	RO	Optional
180-215	Reserved	Reserved	RO	Optional
216-223	Rx Rate Select	Tx Rate Select	RW	Optional
224-239	Rx Application Select	Tx Application Select	RW	Optional
240-243	Reserved	Reserved	RW	Optional
244-251	Reserved	Tx Current Adaptive	RO	Optional
		Equalization		
252-253	HW Rev	HW Rev	RO	Required
254-255	FW Rev	FW Rev	RO	Required

20 9.14 Upper Page 03 Rx

21 22

Table 49: Upper Memory Page 03 Rx

Byte	Bit	Name	Description
128	All	Temp1 HA Thr	High Alarm threshold for 1 st temperature monitor
129	All	Temp1 LA Thr	Low Alarm threshold for 1 st temperature monitor
130	All	Temp1 HW Thr	High Warning threshold for 1 st temperature monitor

101			The Manual Annal and the 1st the second
131		Temp1 LW Thr	Low Warning threshold for 1 st temperature monitor
132	All	Temp2 HA Thr	High Alarm threshold for 2 nd temperature monitor
133	All	Temp2 LA Thr	Low Alarm threshold for 2 nd temperature monitor
134	All	Temp2 HW Thr	High Warning threshold for 2 nd temperature monitor
135	All	Temp2 LW Thr	Low Warning threshold for 2 nd temperature monitor
136-	All	Reserved	
143			
144	All	Vcc 3.3V HA Thr MSB	High Alarm threshold for Vcc 3.3V monitor
145	All	Vcc 3.3V HA Thr LSB	
146	All	Vcc 3.3V LA Thr MSB	Low Alarm threshold for Vcc 3.3V monitor
147	All	Vcc 3.3V LA Thr LSB	-
144	All	Vcc 3.3V HW Thr	High Warning threshold for Vcc 3.3V monitor
		MSB	
145	All	Vcc 3.3V HW Thr LSB	
146	All	Vcc 3.3V LW Thr	Low Warning threshold for Vcc 3.3V monitor
		MSB	
147	All	Vcc 3.3V LW Thr LSB	
148-	All	Reserved	
175			
176	All	Rx Power HA Thr	Rx Power High Alarm Threshold $[20\mu W]$
177	All	Rx Power LA Thr	Rx Power Low Alarm Threshold [20µW]
178	All	Reserved	
179	All	Rx Power LW Thr	Rx Power Low Warning Threshold [20µW]
180-	All	Reserved	
215			
216	7-4	Rx1 Rate Select	Rx data rate select, channel 1
	-	Rx0 Rate Select	Rx data rate select, channel 0
217	7-4	Rx3 Rate Select	Rx data rate select, channel 3
	3-0	Rx2 Rate Select	Rx data rate select, channel 2
218	7-4	Rx5 Rate Select	Rx data rate select, channel 5
	3-0	Rx4 Rate Select	Rx data rate select, channel 4
219	7-4	Rx7 Rate Select	Rx data rate select, channel 7
-		Rx6 Rate Select	Rx data rate select, channel 6
220		Rx9 Rate Select	Rx data rate select, channel 9
		Rx8 Rate Select	Rx data rate select, channel 8
221	7-4	Rx11 Rate Select	Rx data rate select, channel 11
		Rx10 Rate Select	Rx data rate select, channel 10
222	7-4	Rx13 Rate Select	Rx data rate select, channel 13
		Rx12 Rate Select	Rx data rate select, channel 12
223	7-4	Rx15 Rate Select	Rx data rate select, channel 15
-		Rx14 Rate Select	Rx data rate select, channel 14
224	7-6	Rx0 AST Control	Rx application select, channel 0
	5-0	Rx0 AST Select	
220	7-6	Rx1 AST Control	Rx application select, channel 1
	5-0	Rx1 AST Select	
226	7-6	Rx2 AST Control	Rx application select, channel 2
	5-0	Rx2 AST Select	
227	7-6	Rx3 AST Control	Rx application select, channel 3
,	5-0	Rx3 AST Select	
228	7-6	Rx4 AST Control	Rx application select, channel 4
220	5-0	Rx4 AST Select	
L	5 0	TALL THE DETCEL	

2297-6Rx5 AST Control S-0Rx application select, channel 52307-6Rx6 AST SelectRx application select, channel 62317-6Rx7 AST Control S-0Rx application select, channel 72327-6Rx7 AST SelectRx application select, channel 82327-6Rx8 AST Control S-0Rx application select, channel 92327-6Rx9 AST Control S-0Rx application select, channel 92337-6Rx9 AST Control S-0Rx application select, channel 92347-6Rx10 AST Select2357-6Rx11 AST Control S-0Rx application select, channel 105-0Rx11 AST Select2367-6Rx12 AST Select2377-6Rx12 AST Select2387-6Rx13 AST Control S-0Rx application select, channel 125-0Rx14 AST Select2397-6Rx14 AST Control S-0Rx application select, channel 145-0Rx14 AST Select2397-6Rx14 AST Select2397-6Rx15 AST Control S-0Rx application select, channel 155-0Rx14 AST Select2397-6Rx15 AST Control S-0Rx application select, channel 155-0Rx15 AST Select2317-6Rx14 AST Select2327-6Rx14 AST Select2337-6Rx14 AST Select240-AllReserved2511HW Rev Hardware revision number252Alll				
2307-6Rx6 AST Control SelectRx application select, channel 62317-6Rx7 AST Select2327-6Rx7 AST Select2327-6Rx8 AST controlRx application select, channel 75-0Rx7 AST Select2337-6Rx9 AST Select2347-6Rx10 AST Select2357-6Rx10 AST Select2367-6Rx11 AST Control5-0Rx11 AST Select2377-6Rx12 AST Select2387-6Rx12 AST Select2397-6Rx13 AST Select2377-6Rx13 AST Select2387-6Rx13 AST Select2397-6Rx13 AST Select2397-6Rx14 AST Control5-0Rx14 AST ControlRx application select, channel 115-0Rx12 AST Select2397-6Rx13 AST Select2397-6Rx15 AST Control5-0Rx14 AST ControlRx application select, channel 145-0Rx14 AST Control5-0Rx14 AST Select2397-6240-All251All252All253All411FW Rev Maj420-All254All411FW Rev Maj420-All421Firmware major revision number	229	7-6	Rx5 AST Control	Rx application select, channel 5
5-0Rx6 AST SelectRx application select, channel 72317-6Rx7 AST Select2327-6Rx8 AST ControlRx application select, channel 85-0Rx7 AST Select2337-6Rx8 AST ControlRx application select, channel 95-0Rx9 AST Select2347-6Rx10 AST ControlRx application select, channel 105-0Rx10 AST Select2357-6Rx11 AST ControlRx application select, channel 115-0Rx12 AST Select2367-6Rx12 AST Select2377-6Rx12 AST Select2387-6Rx13 AST Control5-0Rx13 AST Select2387-6Rx14 AST Control5-0Rx13 AST Select2397-6Rx15 AST Select2397-6Rx15 AST Control5-0Rx14 AST ControlRx application select, channel 145-0Rx14 AST ControlRx application select, channel 155-0Rx15 AST Select2397-6Rx15 AST Control40-AllReserved251AllHW Rev252AllHW Rev253AllHW Type417Hardware type code254AllFW Rev Maj54AllFW Rev Maj55Firmware major revision number		5-0	Rx5 AST Select	
2317-6Rx7 AST ControlRx application select, channel 75-0Rx7 AST Select2327-6Rx8 AST ControlRx application select, channel 85-0Rx9 AST Select2337-6Rx9 AST ControlRx application select, channel 95-0Rx9 AST Select2347-6Rx10 AST ControlRx application select, channel 105-0Rx10 AST Select2357-6Rx11 AST ControlRx application select, channel 115-0Rx12 AST Select2367-6Rx12 AST ControlRx application select, channel 125-0Rx12 AST Select2377-6Rx13 AST Select2387-6Rx14 AST ControlRx application select, channel 145-0Rx14 AST Select2397-6Rx15 AST ControlRx application select, channel 155-0Rx15 AST Select240-AllReserved252AllHW RevHardware revision number253AllFW Rev MajFirmware major revision number	230	7-6	Rx6 AST Control	Rx application select, channel 6
5-0Rx7 AST Select2327-6Rx8 AST ControlRx application select, channel 82337-6Rx9 AST ControlRx application select, channel 95-0Rx9 AST Select2347-62347-6Rx10 AST ControlRx application select, channel 105-0Rx10 AST Select2352357-6Rx11 AST ControlRx application select, channel 115-0Rx12 AST Select2362367-6Rx12 AST ControlRx application select, channel 125-0Rx13 AST ControlRx application select, channel 125-0Rx13 AST Select2377-6Rx13 AST ControlRx application select, channel 135-0Rx13 AST Select2382387-6Rx14 AST Control5-0Rx14 AST Select2397-6Rx15 AST Control5-0Rx15 AST Select240-All251252251All HW Rev253All HW Rev Maj414Firmware major revision number254All FW Rev Maj54All FW Rev Maj		5-0	Rx6 AST Select	
2327-6Rx8 AST ControlRx application select, channel 82337-6Rx9 AST ControlRx application select, channel 92347-6Rx10 AST ControlRx application select, channel 105-0Rx10 AST Select82357-6Rx11 AST ControlRx application select, channel 115-0Rx11 AST ControlRx application select, channel 115-0Rx11 AST ControlRx application select, channel 115-0Rx12 AST Select72367-6Rx12 AST Select2377-6Rx13 AST Select2387-6Rx14 AST Select2397-6Rx14 AST Select2397-6Rx15 AST ControlRx application select, channel 145-0Rx14 AST Select240-AllReserved251252AllHW Rev253AllHW TypeHardware revision number253AllFW Rev MajFirmware major revision number	231	7-6	Rx7 AST Control	Rx application select, channel 7
5-0Rx8 AST Select2337-6Rx9 AST ControlRx application select, channel 95-0Rx9 AST Select2342347-6Rx10 AST ControlRx application select, channel 105-0Rx10 AST Select2352357-6Rx11 AST ControlRx application select, channel 115-0Rx11 AST Select2362367-6Rx12 AST ControlRx application select, channel 125-0Rx12 AST Select2372377-6Rx13 AST ControlRx application select, channel 135-0Rx13 AST Select2382387-6Rx14 AST ControlRx application select, channel 145-0Rx14 AST Select2392397-6Rx15 AST ControlRx application select, channel 155-0Rx15 AST Select240-240-AllReserved251252AllHW Rev253AllHW Type254AllFW Rev Maj5-0Firmware major revision number		5-0	Rx7 AST Select	
2337-6Rx9 AST ControlRx application select, channel 92347-6Rx10 AST ControlRx application select, channel 105-0Rx10 AST SelectRx application select, channel 112357-6Rx11 AST ControlRx application select, channel 115-0Rx11 AST SelectRx application select, channel 112367-6Rx12 AST Select2377-6Rx13 AST ControlRx application select, channel 135-0Rx14 AST SelectRx application select, channel 142387-6Rx14 AST ControlRx application select, channel 145-0Rx15 AST SelectRx application select, channel 142397-6Rx15 AST Select240-AllReserved25111252Al1HW Rev253Al1FW Rev Maj254Al1FW Rev MajFirmware major revision number	232	7-6	Rx8 AST Control	Rx application select, channel 8
5-0Rx9 AST Select2347-6Rx10 AST ControlRx application select, channel 105-0Rx10 AST Select2352357-6Rx11 AST ControlRx application select, channel 115-0Rx11 AST Select2362367-6Rx12 AST ControlRx application select, channel 125-0Rx12 AST Select2372-6Rx13 AST ControlRx application select, channel 135-0Rx13 AST Select2382387-6Rx14 AST ControlRx application select, channel 145-0Rx14 AST Select2392397-6Rx15 AST ControlRx application select, channel 155-0Rx15 AST Select240-240-A11Reserved251252A11HW Rev253A11HW Type254A11FW Rev Maj5-0Firmware major revision number		5-0	Rx8 AST Select	
2347-6Rx10 AST Control SolectRx application select, channel 102357-6Rx11 AST SelectRx application select, channel 112367-6Rx11 AST SelectRx application select, channel 122377-6Rx12 AST SelectRx application select, channel 132387-6Rx14 AST Control SolectRx application select, channel 142397-6Rx15 AST Control Rx15 AST SelectRx application select, channel 15240- 251A11 ReservedReserved252A11 HW RevHardware revision number253A11 HW TypeHardware type code254A11 FW Rev MajFirmware major revision number	233	7-6	Rx9 AST Control	Rx application select, channel 9
5-0Rx10 AST Select2357-6Rx11 AST ControlRx application select, channel 115-0Rx11 AST Select2362367-6Rx12 AST ControlRx application select, channel 125-0Rx12 AST Select2377-6Rx13 AST ControlRx application select, channel 135-0Rx13 AST Select2382387-6Rx14 AST ControlRx application select, channel 145-0Rx14 AST Select2392397-6Rx15 AST ControlRx application select, channel 15240-AllReserved251252AllHW Rev253AllHW TypeHardware revision number254AllFW Rev MajFirmware major revision number		5-0	Rx9 AST Select	
2357-6Rx11 AST Control AST SelectRx application select, channel 112367-6Rx12 AST Select72377-6Rx12 AST Select72387-6Rx13 AST ControlRx application select, channel 135-0Rx14 AST Select72387-6Rx14 AST Control7-6Rx15 AST ControlRx application select, channel 145-0Rx14 AST Select2397-6Rx15 AST Control7-0Rx15 AST Select240-All2517252All253All254AllFW Rev MajFirmware major revision number	234	7-6	Rx10 AST Control	Rx application select, channel 10
5-0Rx11 AST Select2367-6Rx12 AST ControlRx application select, channel 125-0Rx12 AST Select2372377-6Rx13 AST ControlRx application select, channel 135-0Rx13 AST Select2382387-6Rx14 AST ControlRx application select, channel 145-0Rx14 AST Select2392397-6Rx15 AST ControlRx application select, channel 15240-AllReserved251252AllHW Rev253AllHW TypeHardware type code254AllFW Rev MajFirmware major revision number		5-0	Rx10 AST Select	
2367-6Rx12 AST ControlRx application select, channel 125-0Rx12 AST Select7-6Rx13 AST ControlRx application select, channel 132377-6Rx13 AST Select7-6Rx14 AST Select2387-6Rx14 AST ControlRx application select, channel 145-0Rx14 AST Select7-6Rx15 AST Select2397-6Rx15 AST ControlRx application select, channel 155-0Rx15 AST Select7-07-0240-AllReserved7-02517-17-17-1252AllHW RevHardware revision number253AllFW Rev MajFirmware major revision number	235	7-6	Rx11 AST Control	Rx application select, channel 11
10010110		5-0	Rx11 AST Select	
2377-6Rx13AST ControlRx application select, channel 135-0Rx13AST Select2387-6Rx14AST ControlRx application select, channel 145-0Rx14AST Select2397-6Rx15AST ControlRx application select, channel 155-0Rx15AST ControlRx application select, channel 15240-AllReserved251252AllHW Rev253AllHW TypeHardware revision number254AllFW Rev MajFirmware major revision number	236	7-6	Rx12 AST Control	Rx application select, channel 12
5-0Rx13 AST Select2387-6Rx14 AST ControlRx application select, channel 145-0Rx14 AST Select2392397-6Rx15 AST ControlRx application select, channel 155-0Rx15 AST Select240-240-AllReserved251252AllHW Rev253AllHW TypeHardware revision number254AllFW Rev Maj5-0Firmware major revision number		5-0	Rx12 AST Select	
2387-6Rx14 AST ControlRx application select, channel 145-0Rx14 AST SelectRx application select, channel 152397-6Rx15 AST ControlRx application select, channel 155-0Rx15 AST SelectRx application select, channel 15240-AllReserved251	237	7-6	Rx13 AST Control	Rx application select, channel 13
5-0Rx14 AST Select2397-6Rx15 AST Control 5-0Rx application select, channel 15240-AllReserved251		5-0	Rx13 AST Select	
2397-6Rx15 AST ControlRx application select, channel 155-0Rx15 AST Select240-240-AllReserved251252All252AllHW Rev253AllHW Type254AllFW Rev MajFirmware major revision number	238	7-6	Rx14 AST Control	Rx application select, channel 14
5-0Rx15 AST Select240-All251252AllHW RevHardware revision number253AllHW TypeHardware type code254AllFW Rev MajFirmware major revision number		5-0	Rx14 AST Select	
240- 251All ReservedReserved252AllHW RevHardware revision number253AllHW TypeHardware type code254AllFW Rev MajFirmware major revision number	239	7-6	Rx15 AST Control	Rx application select, channel 15
251Hardware revision number252AllHW RevHardware revision number253AllHW TypeHardware type code254AllFW Rev MajFirmware major revision number		5-0	Rx15 AST Select	
252AllHW RevHardware revision number253AllHW TypeHardware type code254AllFW Rev MajFirmware major revision number	240-	All	Reserved	
253AllHW TypeHardware type code254AllFW Rev MajFirmware major revision number	251			
254 All FW Rev Maj Firmware major revision number	252	All	HW Rev	Hardware revision number
	253	All	НW Туре	Hardware type code
255 All FW Rev Min Firmware minor revision number	254	All	FW Rev Maj	Firmware major revision number
	255	All	FW Rev Min	Firmware minor revision number

1 9.15 Upper Page 03 Tx

2 Table 50: Upper memory Page 03 Tx

-	÷	memory Page 03 Tx	
Byte	Bit	Name	Description
128	All	Temp1 HA Thr	High Alarm threshold for 1 st temperature monitor
129	All	Temp1 LA Thr	Low Alarm threshold for 1 st temperature monitor
130	All	Temp1 HW Thr	High Warning threshold for 1 st temperature monitor
131	All	Temp1 LW Thr	Low Warning threshold for 1 st temperature monitor
132	All	Temp2 HA Thr	High Alarm threshold for 2 nd temperature monitor
133	All	Temp2 LA Thr	Low Alarm threshold for 2 nd temperature monitor
134	All	Temp2 HW Thr	High Warning threshold for 2 nd temperature monitor
135	All	Temp2 LW Thr	Low Warning threshold for 2 nd temperature monitor
136-	All	Reserved	
143			
144	All	Vcc 3.3V HA Thr	High Alarm threshold for Vcc 3.3V monitor
		MSB	
145	All	Vcc 3.3V HA Thr	
		LSB	
146	All	Vcc 3.3V LA Thr	Low Alarm threshold for Vcc 3.3V monitor
		MSB	
147	All	Vcc 3.3V LA Thr	
		LSB	
144	All	Vcc 3.3V HW Thr	High Warning threshold for Vcc 3.3V monitor
		MSB	
145	All	Vcc 3.3V HW Thr	
		LSB	
146	All	Vcc 3.3V LW Thr	Low Warning threshold for Vcc 3.3V monitor
		MSB	
147	All	Vcc 3.3V LW Thr	

		TCD	
148-	יות	LSB	
-	All	Reserved	
175	יות	THE DOLLON IIA The	
176	All	Tx Power HA Thr	Tx Power High Alarm Threshold [20µW]
177	All	Tx Power LA Thr	Tx Power Low Alarm Threshold [20µW]
178	All	Tx Bias HA Thr	Tx Bias Current High Alarm Threshold [0.1 mA]
179	All	Tx Bias LA Thr	Tx Bias Current Low Alarm Threshold [0.1 mA]
180-	All	Reserved	
215 216	7-4	Tx1 Rate Select	Ty data nato coloct channel 1
2 I D	3-0	Tx1 Rate Select Tx0 Rate Select	Tx data rate select, channel 1 Tx data rate select, channel 0
217	7-4	Tx3 Rate Select	Tx data rate select, channel 3
211	3-0	Tx2 Rate Select	Tx data rate select, channel 2
218	7-4	Tx5 Rate Select	Tx data rate select, channel 5
210	3-0	Tx4 Rate Select	Tx data rate select, channel 4
219	7-4	Tx7 Rate Select	Tx data rate select, channel 7
2.17	3-0	Tx6 Rate Select	Tx data rate select, channel 6
220	7-4	Tx9 Rate Select	Tx data rate select, channel 9
	3-0	Tx8 Rate Select	Tx data rate select, channel 8
221	7-4	Tx11 Rate Select	Tx data rate select, channel 11
	3-0	Tx10 Rate Select	Tx data rate select, channel 10
222	7-4	Tx13 Rate Select	Tx data rate select, channel 13
	3-0	Tx12 Rate Select	Tx data rate select, channel 12
223	7-4	Tx15 Rate Select	Tx data rate select, channel 15
	3-0	Tx14 Rate Select	Tx data rate select, channel 14
224	7-6	Tx0 AST Control	Tx application select, channel 0
	5-0	Tx0 AST Select	
220	7-6	Tx1 AST Control	Tx application select, channel 1
	5-0	Tx1 AST Select	
226	7-6	Tx2 AST Control	Tx application select, channel 2
	5-0	Tx2 AST Select	
227	7-6	Tx3 AST Control	Tx application select, channel 3
0.000	5-0	Tx3 AST Select	
228	7-6	Tx4 AST Control	Tx application select, channel 4
220	5-0	Tx4 AST Select	Tx application select, channel 5
229	7-6 5-0	Tx5 AST Control Tx5 AST Select	ix application select, channel o
230	5-0 7-6	Tx5 AST Select Tx6 AST Control	Tx application select, channel 6
200	5-0	Tx6 AST Select	in apprecation serect, channer 0
231	7-6	Tx7 AST Control	Tx application select, channel 7
2.71	5-0	Tx7 AST Select	in appreciation bereet, channer /
232	7-6	Tx8 AST Control	Tx application select, channel 8
	5-0	Tx8 AST Select	
233	7-6	Tx9 AST Control	Tx application select, channel 9
	5-0	Tx9 AST Select	
234	7-6	Tx10 AST Control	Tx application select, channel 10
	5-0	Tx10 AST Select	
235	7-6	Tx11 AST Control	Tx application select, channel 11
	5-0	Tx11 AST Select	
236	7-6	Tx12 AST Control	Tx application select, channel 12
	5-0	Tx12 AST Select	
237	7-6	Tx13 AST Control	Tx application select, channel 13
	5-0	Tx13 AST Select	
238	7-6	Tx14 AST Control	Tx application select, channel 14
	5-0	Tx14 AST Select	
239	7-6	Tx15 AST Control	Tx application select, channel 15
	5-0	Tx15 AST Select	

240-		Reserved	
243			
244	7-4	Tx1 Current AE	Tx Current Adaptive Equalization, channel 1
	3-0	Tx0 Current AE	Tx Current Adaptive Equalization, channel 0
245	7-4	Tx3 Current AE	Tx Current Adaptive Equalization, channel 3
	3-0	Tx2 Current AE	Tx Current Adaptive Equalization, channel 2
246	7-4	Tx5 Current AE	Tx Current Adaptive Equalization, channel 5
	3-0	Tx4 Current AE	Tx Current Adaptive Equalization, channel 4
247	7-4	Tx7 Current AE	Tx Current Adaptive Equalization, channel 7
	3-0	Tx6 Current AE	Tx Current Adaptive Equalization, channel 6
248	7-4	Tx9 Current AE	Tx Current Adaptive Equalization, channel 9
	3-0	Tx8 Current AE	Tx Current Adaptive Equalization, channel 8
249	7-4	Tx11 Current AE	Tx Current Adaptive Equalization, channel 11
	3-0	Tx10 Current AE	Tx Current Adaptive Equalization, channel 10
250	7-4	Tx13 Current AE	Tx Current Adaptive Equalization, channel 13
	3-0	Tx12 Current AE	Tx Current Adaptive Equalization, channel 12
251	7-4	Tx15 Current AE	Tx Current Adaptive Equalization, channel 15
	3-0	Tx14 Current AE	Tx Current Adaptive Equalization, channel 14
252		HW Rev	Hardware revision number
253		НW Туре	Hardware type code
254		FW Rev Maj	Firmware major revision number
255		FW Rev Min	Firmware minor revision number

1

3

8

9

10

11

12

13

14

21

2 10 CDFP Firmware Upgrade

4 This section addresses the method of upgrading of firmware in CDFP modules after the 5 modules have been installed in a communications network. The requirements of the method 6 are 7 1) The upgrade must be done without removing the modules from the system where they

- 1) The upgrade must be done without removing the modules from the system where they are installed,
- 2) The method should be common across multiple vendors modules,
- The host system should not have to know the internal details of any particular module, and
- 4) The firmware data files must be able to be sent over the internet without being corrupted or blocked by corporate firewalls and anti-virus filters.

The first requirement dictates that the host system must communicate with the module over the existing two-wire serial interface; this in turn indicates that the data file should contain a sequence of "packets" to be sent over the two-wire serial interface. The last requirement indicates that the data files should be ASCII text with the binary bytes to be sent over the two-wire serial interface being represented by pairs of hexadecimal digit characters.

The data file has a human-readable header section describing the firmware in the file and a firmware data section containing the packets of data to be sent over the two-wire serial interface. The first part of the data section is a prelude which configures the module for firmware loading.

27 10.1 Human-readable Header Section

28

The header section consists of a number of lines which all start with a semicolon to distinguish them from the firmware data section. The first line describes the firmware in human terms and should be ignored by the host system; this line should include the module manufacturer's name. The remaining lines in the header section are all tag/value pairs which can be evaluated by the host system to determine the various parameters of the firmware. Each of the tag/value pairs is described in detail below.

;FMTVer=1.02

This should be the second line of the header. It defines the format of the rest of the file. Format version 1.02 is the format described in this document.

;Version=5.17

This line identifies the version number of the firmware in the data file, a major version number and a minor version number separated by a decimal point. After the firmware has been loaded the host can read the firmware version from the module memory map (PO3 #254 FW major and PO3 #255 FW minor revision) to determine if the firmware was loaded correctly.

;H/Wcomp=9

This line identifies the type of hardware in the module that the firmware is designed for. The host system should read the module hardware type from the memory map (PO3 #252) and check for compatibility before attempting to load the firmware. If the module has a different hardware version number, the host system should not continue with the firmware upgrade for that module.

;F/Wcomp=5.*

5 This line identifies the firmware version in the module that the firmware in the data 6 file is intended to replace or modify; an asterisk indicates a wildcard which matches any 7 value in the corresponding field.

; CRC16=1234

; CRC32=12345678

; MD5=1234567890123456

; SHA1=12345678901234567890

These lines define the checksum of all the binary bytes to be sent over the two-wire serial interface by the corresponding algorithm. The lines in the header section (including these checksums) are excluded from the checksum calculations.

38 Additional tag/value pairs may be added to cater for any special requirements of the 39 modules.

40

41 10.2 Firmware Data Section

42

53

55

43 The firmware data section is a list of "packets" to be sent over the two-wire serial 44 interface, one packet per line in the file. If a packet is too large to fit reasonably in 45 a single line, it may be split across multiple lines by putting a backslash character (') at the end of each line of the packet except the last; there is no limit to the 46 size of the packet except that the module must be able to receive and process an entire 47 48 packet. The packet data is represented by a sequence of hexadecimal digit character pairs with no embedded spaces or punctuation other than a possible parameter sentinel (see 49 50 below). The host system is expected to convert the sequence of hexadecimal digit character pairs into a sequence of binary bytes and then send the binary bytes over the 51 52 two-wire serial interface along with the appropriate start and stop conditions.

54 Write packets

56 Packets of data to be sent to the module start with the two-wire serial address of the 57 module receiver and the read/write bit set to zero to indicate a write. The rest of the 58 packet may contain a buffer address, a wrapper round the data, the data itself, and one or more checksums so that the module can verify that the packet was transmitted correctly. The host system does no checksum verification - such checking is delegated to the module.

Status Read Packets

Packets requesting data from the module start with the two-wire serial address of the module receiver and the read/write bit set to one to indicate a read. A Status Read requests a single byte from the module. The value read can then be compared with the remaining bytes in the packet - a match with any byte indicates that the previous write packet was received and processed correctly. For modules that provide the status response at a particular register address, the read request must be preceded by a write packet that sets the register address but sends no data.

15 Parameter Read Packets

17 Some microcontrollers have a loader built into the hardware; that loader may have a 18 write-protect feature that requires a "password" to be read from the hardware and then re-written to permit firmware upgrade. Packets requesting such data from the module have 19 the device address byte followed by a parameter sentinel, '%', a one-digit parameter 20 number, and the number of bytes to be read. For example, the packet "B3%120" means read 21 22 hex 20 (32 decimal) bytes from the device at address hex B3 and store them in parameter 23 1. A subsequent write packet may have one of its data bytes replaced by the parameter 24 sentinel and accompanying digit; the host system is expected to replace the parameter 25 indicator with the contents of the stored parameter before transmitting the packet to the 26 module. At the time of writing, the only requirement identified is for one parameter of 27 length 32 bytes. When calculating the file checksums, the parameter sentinel characters 28 should be replaced by zero characters ('0').

29

1 2

3

4 5

6

14

16

30 10.3 Implementation Notes

31

45

51

32 When the host system gets an unexpected response to a status read, it should first read 33 the status byte again to check for transmission errors. If the response is still not one 34 of the expected values, the host system should re-write the last block written to the 35 module card. The allowable number of retries before declaring a failure should be set by 36 the system administrator. 37

A CDFP module contains two module cards, each with its own two-wire serial address. The host system may have one controller for both module cards or one controller for each card. In the first case the firmware for the two module cards can be combined in a single file, either serially or interleaved depending on the module capabilities. In the second case, the firmware for each module card should be contained in a separate file; the host systems management of multiple files is beyond the scope of this document. The module manufacturers may need to support both types of systems.


After the firmware has been written to the module, the host system can optionally reset the module and later read the firmware version number to verify that the firmware was loaded correctly.

50 10.4 Example File

This example shows the most complex form of the data file - interleaved data for both module cards. A data file for either module card alone would be the same with the lines for the other module card removed. Similarly, a data file for loading the module cards serially would have all the lines for one module card ahead of all the lines for the other module card. The example shows the human-readable header section followed by a preamble which tells one module card and then the other that a firmware update is about

to commence. A status read to each module card then verifies that both module cards 1 processed the preamble correctly. The remainder of the file consists of the data packets 2 3 to be sent to the module cards and the status read-backs to verify that the data packets 4 were processed correctly. 5 6 7 8 9 10 ; XYZcompany CDFP firmware version 0.01 11 ; FMTVer=1.02 ; Version=0.01 12 ; H/Wcomp=9 13 14 ; F/Wcomp=0.* 15 ; CRC16=1234 16 ; CRC32=12345678 17 ; MD5=1234567890123456 18 ; SHA1=12345678901234567890 19 B2774C6F6164 20 B27BDEADBEEF 21 B27F07 22 B2816996 23 B280DA 24 BA774C6F6164 25 BA7BDEADBEEF 26 BA7F07 27 BA816996 28 BA80DA 29 B283 30 B311CC 31 BA83 32 BB11CC B288066019310000C1A100280000D827D8270000D827D8270000D827D8270000D827A822 33 0000D827D82700005E23D8270000D827D8270000D8271A260000D827D8270000B3243CC1 34 35 BA880770D827D8270000D827D8270000D827542100004E21D82700005822D8270000D827D 8270000D827D8270000D827D8270000D827D8270000D827D8270000D827D827CD6A5FC0 36 37 B283 38 B33366 39 B28808800000D827D8270000D827D8270000D827D8270000D827D8270000D827D8270000\ D827D8270000D827D8270000D827D8270000D827D8270000D827D8270000D82769C5F25D 40 41 BA83 BB3366 42 43 BA880990D8270000D827D8270000D827D8270000D827D8270000D827D8270000D827D82 70000D827D8270000D827D8270000D827D8270000D827D8270000D827D8270000AD156B04 44 45 B283 B33366 46 B2880AA0D827D8270000D827D8270000D827A00F000000E4A8610000E40C28410000D94 47 0003200009C1D5A0B00000032A5A8000055D50AD700005500F1FF00005500F1FFB1416C89 48 49 BA83 50 BB3366 51 Etc. 52 53 10.5 Host Upgrade Procedure 54 55

56 The recommended procedure for the host to follow is illustrated in the flowchart below: 57



2 3 STEP 1: Does the vendor match? 4 5 The host should verify that the module manufacturer is the same as that given in the data 6 file. Note that reading the part number or vendor name from the module may not be 7 sufficient - private labeling of modules means that the vendor name in the module may not 8 be that of the manufacturer. 9 10 For some vendor's modules, there may be a preliminary step as illustrated in the 11 flowchart below. 12 STEP 2: Is the hardware compatible? 13 14 The host should verify that the hardware id specified in the data file matches the value 15 read from the module. This step allows the user to update a system with multiple product 16 17 types generically, without loading incorrect firmware on cables from different product 18 families. 19 20 STEP 3: Does the firmware need upgrading? 21 22 If the firmware version number in the data file is the same as the firmware version 23 number in the module there is no need to do the firmware update. 24 25 STEP 4: Take the link down (optional) 26 27 This is customer specific. The customer needs to manage this step. In theory, the optical 28 engines can keep running while the firmware is being upgraded, but they do so with 29 whatever parameters were set prior to the start of the firmware upgrade. 30 31 STEP 5: Do the firmware upgrade 32 33 Having decided to do the firmware upgrade, the host performs the two-wire serial transactions listed in the data file(s). 34 35 36 STEP 6: Reset the cable end (optional) 37 38 After all lines from the data file have been written to the module, the host can toggle 39 the modules reset pin or cycle its power to activate the new firmware. Note that this will disrupt the flow of high-speed data through the module. For hitless firmware 40 upgrades, this step can be omitted. 41 42 43 STEP 7: Does the new firmware number appear in the module? 44 If the firmware has been upgraded successfully, the new firmware version number should 45 appear in the memory map. If it doesn't then something went wrong with the upgrade and 46 the operation should be repeated. It is at the customers' discretion to decide how many 47 upgrade failures should result in the attempts being abandoned. 48

1




Figure 65: Alternate Firmware Upgrade Procedure